TMS320F241FN datasheet(49/66 Pages) TI

49 / 66 page

TMS320C242

DSP CONTROLLER

SPRS063B – DECEMBER 1997 – REVISED DECEMBER 1999

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251–1443

low-power mode timings

switching characteristics over recommended operating conditions [H = 0.5tc(CO)]†

(see Figure 19, Figure 20, and Figure 21)

PARAMETER

LOW-POWER MODES

MIN

TYP

MAX

UNIT

Delay time, CLKOUT switching to

IDLE1

LPM0

4+6t

td(WAKE-A)

Delay time, CLKOUT switching to

program execution resume

IDLE1

LPM0

4 + 6 tc(CO) 15 tc(CO)

td(IDLE-COH)

Delay time, Idle instruction exe-

cuted to CLKOUT high

IDLE2

LPM1

4tc(CO)

td(WAKE-OSC)

Delay time, wakeup interrupt

asserted to oscillator running

HALT

{PLL/OSC

}

LPM2

OSC start-up

and PLL lock

time

td(IDLE-OSC)

Delay time, Idle instruction exe-

cuted to oscillator power off

{PLL/OSC power down}

LPM2

4tc(CO)

µs

td(EX)

Delay time, reset vector executed

after RS high

36H

† Timings assume CLKOUT is set to output CPUCLK. CLKOUT is initialized to CPUCLK by power-on reset.

WAKE INT‡

CLKOUT

A0–A15

td(WAKE–A)

‡ WAKE INT can be any valid interrupt or RESET

Figure 19. IDLE1 Entry and Exit Timing – LPM0

td(WAKE–A)

td(IDLE–COH)

WAKE INT‡

CLKOUT

A0–A15

‡ WAKE INT can be any valid interrupt or RESET

Figure 20. IDLE2 Entry and Exit Timing – LPM1

td(EX)

td(IDLE–COH)

td(IDLE–OSC)

RESET

CLKOUT

A0–A15

td(WAKE–OSC)

Figure 21. HALT Mode – LPM2

TMS320F241FN Datasheet(PDF) 49 Page - Texas Instruments

TMS320F241FN Datasheet(HTML) 49 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

Datasheet Download

Link URL