TMS320F241FN datasheet(27/66 Pages) TI

27 / 66 page

TMS320C242

DSP CONTROLLER

SPRS063B – DECEMBER 1997 – REVISED DECEMBER 1999

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251–1443

’24x legend for the internal hardware functional block diagram

Table 8. Legend for the ’24x Internal Hardware Functional Block Diagram

SYMBOL

NAME

DESCRIPTION

ACC

Accumulator

32-bit register that stores the results and provides input for subsequent CALU operations. Also includes shift

and rotate capabilities

ARAU

Auxiliary Register

Arithmetic Unit

An unsigned, 16-bit arithmetic unit used to calculate indirect addresses using the auxiliary registers as inputs

and outputs

AUX

REGS

Auxiliary Registers

0–7

These 16-bit registers are used as pointers to anywhere within the data space address range. They are

operated upon by the ARAU and are selected by the auxiliary register pointer (ARP). AR0 can also be used

as an index value for AR updates of more than one and as a compare value to AR.

Bus Request

Signal

BR is asserted during access of the external global data memory space. READY is asserted to the device

when the global data memory is available for the bus transaction. BR can be used to extend the data memory

address space by up to 32K words.

Carry

resides in status register 1 (ST1), and can be tested in conditional instructions. C is also used in accumulator

shifts and rotates.

CALU

Central Arithmetic

Logic Unit

32-bit-wide main arithmetic logic unit for the TMS320C2xx core. The CALU executes 32-bit operations in a

single machine cycle. CALU operates on data coming from ISCALE or PSCALE with data from ACC, and

provides status results to PCTRL.

DARAM

Dual-Access RAM

If the on-chip RAM configuration control bit (CNF) is set to 0, the reconfigurable data dual-access RAM

(DARAM) block B0 is mapped to data space; otherwise, B0 is mapped to program space. Blocks B1 and B2

are mapped to data memory space only, at addresses 0300–03FF and 0060–007F, respectively. Blocks 0

and 1 contain 256 words, while Block 2 contains 32 words.

Data Memory

Page Pointer

The 9-bit DP register is concatenated with the seven least significant bits (LSBs) of an instruction word to

form a direct memory address of 16 bits. DP can be modified by the LST and LDP instructions.

GREG

Global Memory

Allocation

GREG specifies the size of the global data memory space. This register is reserved in the ’C242 as there

is no external memory interface on this device.

IMR

Interrupt Mask

IMR individually masks or enables the seven interrupts.

IFR

Interrupt Flag

The 7-bit IFR indicates that the TMS320C2xx has latched an interrupt from one of the seven maskable

interrupts.

INT#

Interrupt Traps

A total of 32 interrupts by way of hardware and/or software are available.

ISCALE

Input Data-Scaling

Shifter

16- to 32-bit barrel left-shifter. ISCALE shifts incoming 16-bit data 0 to16 positions left, relative to the 32-bit

output within the fetch cycle; therefore, no cycle overhead is required for input scaling operations.

MPY

Multiplier

× 16-bit multiplier to a 32-bit product. MPY executes multiplication in a single cycle. MPY operates either

signed or unsigned 2s-complement arithmetic multiply.

MSTACK

Micro Stack

MSTACK provides temporary storage for the address of the next instruction to be fetched when program

address-generation logic is used to generate sequential addresses in data space.

MUX

Multiplexer

Multiplexes buses to a common input

NPAR

Next Program

Address Register

NPAR holds the program address to be driven out on the PAB on the next cycle.

OSCALE

Output

Data-Scaling

Shifter

16- to 32-bit barrel left-shifter. OSCALE shifts the 32-bit accumulator output 0 to 7 bits left for quantization

management and outputs either the 16-bit high- or low-half of the shifted 32-bit data to the data-write data

bus (DWEB).

PAR

Program Address

PAR holds the address currently being driven on PAB for as many cycles as it takes to complete all memory

operations scheduled for the current bus cycle.

Program Counter

PC increments the value from NPAR to provide sequential addresses for instruction-fetching and sequential

data-transfer operations.

PCTRL

Program

Controller

PCTRL decodes instruction, manages the pipeline, stores status, and decodes conditional operations.

TMS320F241FN Datasheet(PDF) 27 Page - Texas Instruments

TMS320F241FN Datasheet(HTML) 27 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

Datasheet Download

Link URL