TMS320F241FN datasheet(26/66 Pages) TI

26 / 66 page

TMS320C242

DSP CONTROLLER

SPRS063B – DECEMBER 1997 – REVISED DECEMBER 1999

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251–1443

functional block diagram of the ’24x DSP CPU

Data Bus

OSCALE (0–7)

ACCL(16)

ACCH(16)

CALU(32)

MUX

ISCALE (0–16)

MUX

PREG(32)

Multiplier

TREG0(16)

MUX

B1 (256

× 16)

B2 (32

× 16)

DARAM

B0 (256

× 16)

DARAM

LSB

from

MUX

DP(9)

MUX

ARAU(16)

ARB(3)

ARP(3)

Program Bus

AR7(16)

AR6(16)

AR5(16)

AR3(16)

AR2(16)

AR1(16)

AR0(16)

Stack 8

× 16

MUX

XTAL1/

CLKIN

CLKOUT

XTAL2

XINT[1–2]

AR4(16)

Data/Prog

PSCALE (–6, 0, 1, 4)

Data

ROM

MUX

NPAR

PAR

MSTACK

Program Control

(PCTRL)

Memory Map

IMR (16)

IFR (16)

GREG (16)

NMI

NOTES: A. Symbol descriptions appear in Table 8 and Table 9.

B. For clarity, the data and program buses are shown as single buses although they include address and data bits.

TMS320F241FN Datasheet(PDF) 26 Page - Texas Instruments

TMS320F241FN Datasheet(HTML) 26 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

Datasheet Download

Link URL