ATmega64A datasheet(84/392 Pages) ATMEL

84 / 392 page

8160C–AVR–07/09

ATmega64A

• AIN0/XCK0 – Port E, Bit 2

AIN0 – Analog Comparator Positive input. This pin is directly connected to the positive input of

the Analog Comparator.

XCK0, USART0 External Clock. The Data Direction Register (DDE2) controls whether the clock

is output (DDE2 set) or input (DDE2 cleared). The XCK0 pin is active only when the USART0

operates in synchronous mode.

• PDO/TXD0 – Port E, Bit 1

PDO, SPI Serial Programming Data output. During Serial Program Downloading, this pin is used

as data output line for the ATmega64A.

TXD0, UART0 Transmit Pin.

• PDI/RXD0 – Port E, Bit 0

PDI, SPI Serial Programming Data input. During serial program downloading, this pin is used as

data input line for the ATmega64A.

RXD0, USART0 Receive pin. Receive Data (Data Input pin for the USART0). When the

USART0 Receiver is enabled this pin is configured as an input regardless of the value of

DDRE0. When the USART0 forces this pin to be an input, a logical one in PORTE0 will turn on

the internal pull-up.

Table 13-16 and Table 13-17 relates the alternate functions of Port E to the overriding signals

shown in Figure 13-5 on page 73.

Table 13-16. Overriding Signals for Alternate Functions PE7:PE4

Signal

Name

PE7/INT7/ICP3

PE6/INT6/T3

PE5/INT5/OC3C

PE4/INT4/OC3B

PUOE

000

PUOV

000

DDOE

DDOV

PVOE

OC3C ENABLE

OC3B ENABLE

PVOV

OC3C

OC3B

DIEOE

INT7 ENABLE

INT6 ENABLE

INT5 ENABLE

INT4 ENABLE

DIEOV

111

INT7 INPUT/ICP3

INPUT

INT7 INPUT/T3

INPUT

INT5 INPUT

INT4 INPUT

AIO

–––

–

ATmega64A Datasheet(PDF) 84 Page - ATMEL Corporation

ATmega64A Datasheet(HTML) 84 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL