ATmega64A datasheet(26/392 Pages) ATMEL

26 / 392 page

8160C–AVR–07/09

ATmega64A

Note that the XMEM interface is asynchronous and that the waveforms in the following figures

are related to the internal system clock. The skew between the internal and external clock

(XTAL1) is not guaranteed (varies between devices, temperature, and supply voltage). Conse-

quently the XMEM interface is not suited for synchronous operation.

Figure 7-6.

External Data Memory Cycles without Wait State

(1)

(SRWn1 = 0 and SRWn0 =0)

Note:

1. SRWn1 = SRW11 (upper sector) or SRW01 (lower sector), SRWn0 = SRW10 (upper sector) or

SRW00 (lower sector).

The ALE pulse in period T4 is only present if the next instruction accesses the RAM (internal

or external).

Figure 7-7.

External Data Memory Cycles with SRWn1 = 0 and SRWn0 = 1

(1)

Note:

1. SRWn1 = SRW11 (upper sector) or SRW01 (lower sector), SRWn0 = SRW10 (upper sector) or

SRW00 (lower sector).

The ALE pulse in period T5 is only present if the next instruction accesses the RAM (internal

or external).

ALE

A15:8

Address

Prev. addr.

DA7:0

Address

Data

Prev. data

DA7:0 (XMBK = 0)

Data

Prev. data

Address

Data

Prev. data

Address

DA7:0 (XMBK = 1)

System Clock (CLKCPU)

XXXXX

XXXXXXXX

ALE

A15:8

Address

Prev. Addr.

DA7:0

Address

Data

Prev. Data

DA7:0 (XMBK = 0)

Data

Prev. Data

Address

Data

Prev. Data

Address

DA7:0 (XMBK = 1)

System Clock (CLKCPU)

ATmega64A Datasheet(PDF) 26 Page - ATMEL Corporation

ATmega64A Datasheet(HTML) 26 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL