| Electronic Components Datasheet Search |
|
ATmega64A Datasheet(PDF) 20 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
ATmega64A Datasheet(HTML) 20 Page - ATMEL Corporation |
|
20 / 392 page ![]() 20 8160C–AVR–07/09 ATmega64A Figure 7-2. Data Memory Map 7.2.1 Data Memory Access Times This section describes the general access timing concepts for internal memory access. The internal data SRAM access is performed in two clk CPU cycles as described in Figure 7-3. Memory Configuration B 32 Registers 64 I/O Registers Internal SRAM (4000 x 8) $0000 - $001F $0020 - $005F $1000 $0FFF $FFFF $0060 Data Memory External SRAM (0 - 64K x 8) Memory Configuration A 32 Registers 64 I/O Registers Internal SRAM (4096 x 8) $0000 - $001F $0020 - $005F $1100 $10FF $FFFF $0060 - $00FF Data Memory External SRAM (0 - 64K x 8) 160 Ext I/O Reg. $0100 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |