ATmega64A datasheet(17/392 Pages) ATMEL

17 / 392 page

8160C–AVR–07/09

ATmega64A

AVR Memories

This section describes the different memories in the ATmega64A. The AVR architecture has two

main memory spaces, the Data Memory and the Program Memory space. In addition, the

ATmega64A features an EEPROM Memory for data storage. All three memory spaces are linear

and regular.

7.1

In-System Reprogrammable Flash Program Memory

The ATmega64A contains 64K bytes On-chip In-System Reprogrammable Flash memory for

program storage. Since all AVR instructions are 16 or 32 bits wide, the Flash is organized as

32K x 16. For software security, the Flash Program memory space is divided into two sections,

Boot Program section and Application Program section.

The Flash memory has an endurance of at least 10,000 write/erase cycles. The ATmega64A

Program Counter (PC) is 15 bits wide, thus addressing the 32K program memory locations. The

operation of Boot Program section and associated Boot Lock bits for software protection are

described in detail in “Boot Loader Support – Read-While-Write Self-programming” on page 281.

“Memory Programming” on page 295 contains a detailed description on Flash programming in

SPI, JTAG, or Parallel Programming mode.

Constant tables can be allocated within the entire program memory address space (see the LPM

– Load Program Memory instruction description).

Timing diagrams for instruction fetch and execution are presented in “Instruction Execution Tim-

ing” on page 13.

ATmega64A Datasheet(PDF) 17 Page - ATMEL Corporation