R5F562TADDFM datasheet(72/94 Pages) RENESAS

72 / 94 page

R01DS0096EJ0100 Rev.1.00

Page 72 of 92

Apr 20, 2011

RX62T Group

5. Electrical Characteristics

Note: • Note 1: tPcyc: PCLK cycle

Table 5.10

Timing of On-Chip Peripheral Modules (3)

Note:Items for which test conditions are not specifically stated in the table below have the same values under conditions 1 to 3.

Condition 1: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V

AVCC0 = AVCC = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0, VREF = 3.0 V to AVCC

Condition 2: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V

AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V

AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Ta =

40 to +85C. Ta is the same under conditions 1 to 3.

Item

Symbol

Min.

Max.

Unit

Test

Conditions

RSPI

RSPCK clock cycle

Master

tSPcyc

4096

tPcyc

Figure 5.11

Slave

4096

RSPCK clock high pulse width

Master

tSPCKWH

(tSpcyc - tSPCKR -

tSPCKF) / 2-3

-ns

Slave

(tSpcyc - tSPCKR -

tSPCKF) / 2

RSPCK clock low pulse width

Master

tSPCKWL

(tSpcyc - tSPCKR -

tSPCKF) / 2-3

-ns

Slave

(tSpcyc - tSPCKR -

tSPCKF) / 2

RSPCK clock rise/fall time

Output

tSPCKR

tSPCKF

-5

Input

s

Data input setup time

Master

tSU

Figure 5.12 to

Figure 5.15

Slave

Data input hold time

Master

Slave

20+2

t

Pcyc

SSL setup time

Master

tLEAD

tSPcyc

Slave

tPcyc

SSL hold time

Master

tLAG

tSPcyc

Slave

tPcyc

Data output delay time

Master

tOD

-20

Slave

t

Pcyc

+40

Data output hold time

Master

tOH

Slave

Sucessive transmission delay time

Master

tTD

tSPcyc+2tPcyc

t

SPcyc

t

Pcyc

Slave

t

Pcyc

MOSI, MISO rise/fall time

Output

tDR

tDF

Figure 5.12 to

Figure 5.15

Input

s

SSL rise/fall time

Output

tSSLR

tSSLF

-15

Input

s

Slave access time

tSA

-4

tPcyc

Figure 5.12 to

Figure 5.15

Slave output release time

tREL

-3

tPcyc

R5F562TADDFM Datasheet(PDF) 72 Page - Renesas Technology Corp

R5F562TADDFM Datasheet(HTML) 72 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

Datasheet Download

Link URL