Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

R5F562TADDFM Datasheet(PDF) 77 Page - Renesas Technology Corp

Part # R5F562TADDFM
Description  100-MHz 32-bit RX MCUs, FPU, 165 DMIPS, 12-bit ADC
PDF  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F562TADDFM Datasheet(HTML) 77 Page - Renesas Technology Corp

Back Button R5F562TADDFM Datasheet HTML 73Page - Renesas Technology Corp R5F562TADDFM Datasheet HTML 74Page - Renesas Technology Corp R5F562TADDFM Datasheet HTML 75Page - Renesas Technology Corp R5F562TADDFM Datasheet HTML 76Page - Renesas Technology Corp R5F562TADDFM Datasheet HTML 77Page - Renesas Technology Corp R5F562TADDFM Datasheet HTML 78Page - Renesas Technology Corp R5F562TADDFM Datasheet HTML 79Page - Renesas Technology Corp R5F562TADDFM Datasheet HTML 80Page - Renesas Technology Corp R5F562TADDFM Datasheet HTML 81Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 94 page
background image
R01DS0096EJ0100 Rev.1.00
Page 77 of 92
Apr 20, 2011
RX62T Group
5. Electrical Characteristics
Figure 5.18
GPT Input/Output Timing
Note: • tPcyc: PCLK cycle
Figure 5.19
POE3# Clock Timing
Table 5.12
Timing of On-Chip Peripheral Modules (5)
Note:Items for which test conditions are not specifically stated in the table below have the same values under conditions 1 to 3.
Condition 1: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V
AVCC0 = AVCC = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0, VREF = 3.0 V to AVCC
Condition 2: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V
AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC
Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V
AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC
Ta = -40 to +85°C. Ta is the same under conditions 1 to 3.
Item
Symbol
Min.
Max.
Unit
Test
Conditions
POE3
POE# input pulse width
tPOEW
1.5
-
tPcyc
Figure 5.19
Input capture
input
ICLK
tGTICW
POEn# input
PCLK
tPOEW



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com