UPSD3312D datasheet(211/272 Pages) STMICROELECTRONICS

211 / 272 page

Obsolete

Product(s)

- Obsolete

Product(s)

Obsolete

Product(s)

- Obsolete

Product(s)

UPSD33xx

PSD module

Doc ID 9685 Rev 7

211/272

Table 138.

MCU I/O Mode Port C Data Out register (address = csiop + offset 12h)(1)(2)

For each bit, 1 = drive port pin to logic '1,' 0 = drive port pin to logic ’0’

Default state of register is 00h after reset or power-up

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

PC7

N/A

PC4

PC3

PC2

N/A

Table 139.

MCU I/O Mode Port D Data Out register (address = csiop + offset 13h)(1)(2)

For each bit, 1 = drive port pin to logic '1,' 0 = drive port pin to logic ’0’

Default state for register is 00h after reset or power-up

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

N/A

PD2(3)

Not available on 52-pin UPSD33xx devices

PD1

N/A

Table 140.

MCU I/O Mode Port A Direction register (address=csiop+offset 06h)(1)(2)(3)

Port A not available on 52-pin UPSD33xx devices

For each bit, 1 = out from UPSD33xx port pin1, 0 = in to PSD33xx port pin

Default state for register is 00h after reset or power-up

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

PA7

PA6

PA5

PA4

PA3

PA2

PA1

PA0

Table 141.

MCU I/O Mode Port B Direction Inregister (address=csiop+offset 07h)(1)(2)

For each bit, 1 = out from UPSD33xx port pin1, 0 = in to PSD33xx port pin

Default state for register is 00h after reset or power-up

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

PB7

PB6

PB5

PB4

PB3

PB2

PB1

PB0

Table 142.

MCU I/O Mode Port C Direction register (address = csiop + offset 14h)(1)(2)

For each bit, 1 = out from UPSD33xx port pin1, 0 = in to PSD33xx port pin

Default state for register is 00h after reset or power-up

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

PC7

N/A

PC4

PC3

PC2

N/A

Table 143.

MCU I/O Mode Port DDirection register (address = csiop + offset 15h)(1)(2)

For each bit, 1 = out from UPSD33xx port pin1, 0 = in to PSD33xx port pin

Default state for register is 00h after reset or power-up

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

N/A

PD2(3)

Not available on 52-pin UPSD33xx devices

PD1

N/A

UPSD3312D Datasheet(PDF) 211 Page - STMicroelectronics

UPSD3312D Datasheet(HTML) 211 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL