SPC564A80L7 datasheet(123/157 Pages) STMICROELECTRONICS

123 / 157 page

SPC564A74L7, SPC564A80B4, SPC564A80L7

Electrical characteristics

Doc ID 15399 Rev 9

123/157

Figure 18.

CLKOUT timing

6tCOV

CLKOUT Posedge to Output Signal Valid

(Output Delay)

ADDR[8:31]

CS[0:3]

DATA[0:31]

RD_WR

WE[0:3]/BE[0:3]

—9

7tCIS

Input Signal Valid to CLKOUT Posedge

(Setup Time)

DATA[0:31]

6.0

—

8tCIH

CLKOUT Posedge to Input Signal Invalid

(Hold Time)

DATA[0:31]

1.0

—

9tAPW

ALE Pulse Width(4)

6.5

—

tAAI

ALE Negated to Address Invalid4

1.5(5)

—ns

External Bus and Calibration bus timing specified at fSYS = 150 MHz and 100 MHz, VDD = 1.14 V to 1.32 V,

VDDE = 3 V to 3.6 V (unless stated otherwise), TA =TL to TH, and CL = 30 pF with DSC = 0b10.

The external bus is limited to half the speed of the internal bus. The maximum external bus frequency is 66 MHz for 16-bit

muxed mode and 33 MHz for non-muxed mode. For The EBI division factor should be set accordingly based on the internal

frequency being used.

Refer to Fast Pad timing in Table 35 and Table 36 (different values for 1.8 V vs. 3.3 V).

Measured at 50% of ALE.

When CAL_TS pad is used for CAL_ALE function the hold time is 1 ns instead of 1.5 ns.

Table 43.

External bus interface (EBI) and calibration bus operation timing (1) (continued)

Symbol

Characteristic

66 MHz (ext. bus)(2)

Unit

Notes

Min

Max

CLKOUT

VDDE/2

Vol_f

Voh_f

SPC564A80L7 Datasheet(PDF) 123 Page - STMicroelectronics

SPC564A80L7 Datasheet(HTML) 123 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL