SPC564A80L7 datasheet(126/157 Pages) STMICROELECTRONICS

126 / 157 page

Electrical characteristics

SPC564A74L7, SPC564A80B4, SPC564A80L7

126/157

Doc ID 15399 Rev 9

3.17.5

External interrupt timing (IRQ pin)

Figure 22.

External Interrupt Timing

3.17.6

eTPU timing

Table 44.

External interrupt timing(1)

Characteristic

Symbol

Min

Max

Unit

IRQ Pulse Width Low

tIPWL

3—

tcyc

IRQ Pulse Width High

tIPWH

3—

tcyc

IRQ Edge to Edge Time(2)

tICYC

6—

tcyc

IRQ timing specified at VDD = 1.14 V to 1.32 V, VDDEH = 3.0 V to 5.5 V, VDD33 and VDDSYN = 3.0 V to 3.6 V, TA =TL to TH.

Applies when IRQ pins are configured for rising edge or falling edge events, but not both.

IRQ

Table 45.

eTPU timing(1)

Characteristic

Symbol

Min

Max

Unit

eTPU Input Channel Pulse Width

tICPW

4—

tcyc

eTPU Output Channel Pulse Width

tOCPW

2(2)

—tcyc

eTPU timing specified at VDD = 1.08 V to 1.32 V, VDDEH = 3.0 V to 5.5 V, VDD33 and VDDSYN = 3.0 V to 3.6 V, TA =TL to

TH, and CL = 200 pF with SRC = 0b00.

This specification does not include the rise and fall times. When calculating the minimum eTPU pulse width, include the rise

and fall times defined in the slew rate control fields (SRC) of the pad configuration registers (PCR).

SPC564A80L7 Datasheet(PDF) 126 Page - STMicroelectronics

SPC564A80L7 Datasheet(HTML) 126 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL