Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

AS4SD4M16DG-10/IT Datasheet(PDF) 31 Page - Austin Semiconductor

Part # AS4SD4M16DG-10/IT
Description  4 Meg x 16 SDRAM Synchronous DRAM Memory
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AUSTIN [Austin Semiconductor]
Direct Link  http://www.austinsemiconductor.com
Logo AUSTIN - Austin Semiconductor

AS4SD4M16DG-10/IT Datasheet(HTML) 31 Page - Austin Semiconductor

Back Button AS4SD4M16DG-10/IT Datasheet HTML 27Page - Austin Semiconductor AS4SD4M16DG-10/IT Datasheet HTML 28Page - Austin Semiconductor AS4SD4M16DG-10/IT Datasheet HTML 29Page - Austin Semiconductor AS4SD4M16DG-10/IT Datasheet HTML 30Page - Austin Semiconductor AS4SD4M16DG-10/IT Datasheet HTML 31Page - Austin Semiconductor AS4SD4M16DG-10/IT Datasheet HTML 32Page - Austin Semiconductor AS4SD4M16DG-10/IT Datasheet HTML 33Page - Austin Semiconductor AS4SD4M16DG-10/IT Datasheet HTML 34Page - Austin Semiconductor AS4SD4M16DG-10/IT Datasheet HTML 35Page - Austin Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 50 page
background image
SDRAM
SDRAM
SDRAM
SDRAM
SDRAM
AS4SD4M16
AS4SD4M16
Rev. 2.1 6/05
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
31
Austin Semiconductor, Inc.
SYMBOL
MAX
UNITS
NOTES
CI1
4.0
pF
2
CI2
5.0
pF
2
CIO
6.5
pF
2
PARAMETER
Input Capacitance: CLK
Input Capacitance: All other input-only pins
Input/Output Capacitance: DQs
MIN
MAX
MIN
MAX
CL = 3
tAC
6.5
7
ns
CL = 2
tAC
99
ns
22
Address hold time
tAH
11
ns
Address setup time
tAS
23
ns
CLK high-level width
tCH
3
3.5
ns
CLK low-level width
tCL
3
3.5
ns
CL = 3
tCK
810
ns
24
CL = 2
tCK
12
15
ns
22, 24
CKE hold time
tCKH
11
ns
CKE setup time
tCKS
23
ns
CS#, RAS#, CAS#, WE#, DQM hold time
tCMH
11
ns
CS#, RAS#, CAS#, WE#, DQM setup time
tCMS
23
ns
Data-in hold time
tDH
11
ns
Data-in setup time
tDS
23
ns
CL = 3
tHZ
68
ns
10
CL = 2
tHZ
710
ns
10
Data-out low-impedance time
tLZ
11
ns
Data-out hold time
tOH
2.5
2.5
ns
ACTIVE to PRECHARGE command
tRAS
50
80,000
60
80,000
ns
AUTO REFRESH, ACTIVE command period
tRC
80
90
ns
22
ACTIVE to READ or WRITE delay
tRCD
20
30
ns
22
Refresh period (4,096 rows) -40 to +85 degrees C
tREF
64
64
ms
Refresh period (4,096 rows) -55 to +125 degrees C
tREF
16
16
ms
PRECHARGE command period
tRP
24
30
ns
22
ACTIVE bank A to ACTIVE bank B command
tRRD
20
20
ns
Transition time
tT
0.3
1.2
1
1.2
ns
7
1 CLK +
1 CLK +
-
25
8ns
8ns
15
15
ns
26
Exit SELF REFRESH to ACTIVE command
tXSR
80
90
ns
20
Clock cycle time
Data-out high-impedance time
WRITE recovery time
A2 version
NOTES
PARAMETER
SYM
Access time from CLK (pos. edge)
-8
-10
UNITS
tWR
CAPACITANCE
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
(Notes: 5, 6, 8, 9, 11) (-55oC<T
A
<+125oC)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com