ATmega64A datasheet(176/392 Pages) ATMEL

176 / 392 page

176

8160C–AVR–07/09

ATmega64A

However, the receive buffering has two improvements that will affect the compatibility in some

special cases:

• A second buffer register has been added. The two buffer registers operate as a circular FIFO

buffer. Therefore the UDRn must only be read once for each incoming data! More important

is the fact that the error flags (FEn and DORn) and the ninth data bit (RXB8n) are buffered

with the data in the receive buffer. Therefore the status bits must always be read before the

UDRn Register is read. Otherwise the error status will be lost since the buffer state is lost.

• The Receiver Shift Register can now act as a third buffer level. This is done by allowing the

received data to remain in the serial Shift Register (see Figure 20-1) if the buffer registers are

full, until a new start bit is detected. The USART is therefore more resistant to Data Over Run

(DORn) error conditions.

The following control bits have changed name, but have same functionality and register location:

• CHR9 is changed to UCSZn2.

• OR is changed to DORn.

20.3

Clock Generation

The Clock Generation logic generates the base clock for the Transmitter and Receiver. The

USART supports four modes of clock operation: Normal asynchronous, Double Speed asyn-

chronous, Master synchronous and Slave synchronous mode. The UMSELn bit in USART

Control and Status Register n C (UCSRnC) selects between asynchronous and synchronous

operation. Double Speed (asynchronous mode only) is controlled by the U2Xn found in the

UCSRnB Register. When using synchronous mode (UMSELn = 1), the Data Direction Register

for the XCK pin (DDR_XCK) controls whether the clock source is internal (Master mode) or

external (Slave mode). The XCK pin is only active when using synchronous mode.

Figure 20-2 shows a block diagram of the Clock Generation logic.

Figure 20-2. Clock Generation Logic, Block Diagram

Signal description:

txclk

Transmitter clock (Internal Signal).

rxclk

Receiver base clock (Internal Signal).

xcki

Input from XCK pin (internal Signal). Used for synchronous slave

operation.

Prescaling

Down-Counter

/ 2

UBRR

/ 4

/ 2

fosc

UBRR+1

Sync

OSC

XCK

txclk

U2X

UMSEL

DDR_XCK

xcki

xcko

DDR_XCK

rxclk

Edge

Detector

UCPOL

ATmega64A Datasheet(PDF) 176 Page - ATMEL Corporation

ATmega64A Datasheet(HTML) 176 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL