Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

WM8946ECS/R Datasheet(PDF) 116 Page - Wolfson Microelectronics plc

Part # WM8946ECS/R
Description  Stereo Low-Power CODEC with Video Buffer
PDF  175 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8946ECS/R Datasheet(HTML) 116 Page - Wolfson Microelectronics plc

Back Button WM8946ECS/R Datasheet HTML 112Page - Wolfson Microelectronics plc WM8946ECS/R Datasheet HTML 113Page - Wolfson Microelectronics plc WM8946ECS/R Datasheet HTML 114Page - Wolfson Microelectronics plc WM8946ECS/R Datasheet HTML 115Page - Wolfson Microelectronics plc WM8946ECS/R Datasheet HTML 116Page - Wolfson Microelectronics plc WM8946ECS/R Datasheet HTML 117Page - Wolfson Microelectronics plc WM8946ECS/R Datasheet HTML 118Page - Wolfson Microelectronics plc WM8946ECS/R Datasheet HTML 119Page - Wolfson Microelectronics plc WM8946ECS/R Datasheet HTML 120Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 116 / 175 page
background image
WM8946
Production Data
w
PD, July 2012, Rev 4.3
116
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
REFER TO
0 = BCLK not inverted
1 = BCLK inverted
4
LRCLK_INV
0
LRCLK Polarity / DSP Mode A-B select.
Right, left and I2S modes – LRCLK polarity
0 = Not Inverted
1 = Inverted
DSP Mode – Mode A-B select
0 = MSB is available on 2
nd BCLK rising edge after
LRCLK rising edge (mode A)
1 = MSB is available on 1
st BCLK rising edge after
LRCLK rising edge (mode B)
3:2
WL[1:0]
10
Digital Audio Interface Word Length
00 = 16 bits
01 = 20 bits
10 = 24 bits
11 = 32 bits
Note – see “Companding” for the selection of 8-bit
mode.
1:0
FMT[1:0]
10
Digital Audio Interface Format
00 = Reserved
01 = Left Justified
10 = I2S format
11 = DSP/PCM mode
Register 04h Audio Interface
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
REFER TO
R5 (05h)
Companding
control
5
LOOPBACK
0
Digital Loopback Function
0 = No loopback
1 = Loopback enabled (ADC data output is directly input
to DAC data input).
3
DAC_COMP
0
DAC Companding Enable
0 = Disabled
1 = Enabled
2
DAC_COMPM
ODE
0
DAC Companding Mode
0 = µ-law
1 = A-law
1
ADC_COMP
0
ADC Companding Enable
0 = Disabled
1 = Enabled
0
ADC_COMPM
ODE
0
ADC Companding Mode
0 = µ-law
1 = A-law
Register 05h Companding control



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com