DAC39J84IAAVR datasheet(17/146 Pages) TI

17 / 146 page

DAC39J84

www.ti.com

SLASE48A – NOVEMBER 2014 – REVISED JANUARY 2015

Timing Requirements (continued)

Typical values at TA = 25°C, full temperature range is TMIN = –40°C to TMAX = 85°C, nominal supplies, unless otherwise noted.

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

1x interpolation, NCO off, QMC off, Inverse sinc off(2)

162

2x Interpolation, NCO off, QMC off, Inverse sinc off(2)

245

4x Interpolation, NCO off, QMC off, Inverse sinc off(2)

401

8x Interpolation, NCO off, QMC off, Inverse sinc off(2)

740

16x Interpolation, NCO off, QMC off, Inverse sinc off(2)

1423

NCO

DAC clock

Digital Latency

QMC

cycles

Inverse Sinc

PA Protection (pap_dlylen_sel = "0")

Dithering

Complex Summation

Coarse Fractional Delay

Fine Fractional Delay

(2)

Measured latency from JESD buffer release to DAC output, LMF=442.

6.9 Switching Characteristics

Typical values at TA = 25°C, full temperature range is TMIN = –40°C to TMAX = 85°C, nominal supplies, unless otherwise noted.

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

ANALOG OUTPUT (1)

DAC outputs are updated on the falling edge of

tpd

Output propagation delay

DAC clock. Does not include Digital Latency (see

below).

tr(IOUT)

Output rise time 10% to 90%

tf(IOUT)

Output fall time 90% to 10%

(1)

Measured single ended into 50

Ω load.

Submit Documentation Feedback

Product Folder Links: DAC39J84

DAC39J84IAAVR Datasheet(PDF) 17 Page - Texas Instruments

DAC39J84IAAVR Datasheet(HTML) 17 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL