| Electronic Components Datasheet Search |
|
SPC574K72E5 Datasheet(PDF) 35 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPC574K72E5 Datasheet(HTML) 35 Page - STMicroelectronics |
|
35 / 127 page ![]() DocID023601 Rev 5 35/127 SPC574Kxx Electrical characteristics 126 Figure 7. I/O output DC electrical characteristics definition The following tables provide DC characteristics for bidirectional pads: Table 16 provides output driver characteristics for I/O pads when in WEAK configuration. Table 17 provides output driver characteristics for I/O pads when in MEDIUM configuration. Table 18 provides output driver characteristics for I/O pads when in STRONG configuration. Table 19 provides output driver characteristics for I/O pads when in VERY STRONG configuration. Note: Driver configuration is controlled by SIUL2_MSCRn registers. It is available within two PBRIDGEA_CLK clock cycles after the associated SIUL2_MSCRn bits have been written. Table 16 shows the WEAK configuration output buffer electrical characteristics. 10% Vout VINTERNAL VHYS (SIUL register) 20% 80% 90% tR10-90 tR20-80 tF10-90 tF20-80 tTR (max) = MAX (tR10-90;tF10-90) tTR (min) = MIN (tR10-90;tF10-90) tTR20-80(max) = MAX (tR20-80;tF20-80) tTR20-80(min) = MIN (tR20-80;tF20-80) tSKEW = t R20-80-tF20-80 tSKEW20-80 50% 50% tPLH (rising edge) tPHL (falling edge) 50% |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |