MCIMX6DP6AYM2AB datasheet(5/160 Pages) NXP

5 / 160 page

Introduction

i.MX 6DualPlus/6QuadPlus Applications Processors Industrial Products, Rev. 3, 11/2018

NXP Semiconductors

— SIMD Media Processing Architecture

— NEON register file with 32x64-bit general-purpose registers

— NEON Integer execute pipeline (ALU, Shift, MAC)

— NEON dual, single-precision floating point execute pipeline (FADD, FMUL)

— NEON load/store and permute pipeline

The SoC-level memory system consists of the following additional components:

•

Boot ROM, including HAB (96 KB)

•

Internal multimedia / shared, fast access RAM (OCRAM, 512 KB)

•

Secure/non-secure RAM (16 KB)

•

External memory interfaces:

— 16-bit, 32-bit, and 64-bit DDR3-1066, DDR3L-1066, and 1/2 LPDDR2-800 channels,

supporting DDR interleaving mode, for dual x32 LPDDR2

— 8-bit NAND-Flash, including support for Raw MLC/SLC, 2 KB, 4 KB, and 8 KB page size,

BA-NAND, PBA-NAND, LBA-NAND, OneNAND™ and others. BCH ECC up to 40 bit.

— 16/32-bit NOR Flash. All EIMv2 pins are muxed on other interfaces.

— 16/32-bit PSRAM, Cellular RAM

Each i.MX 6DualPlus/6QuadPlus processor enables the following interfaces to external devices (some of

them are muxed and not available simultaneously):

•

Hard Disk Drives—SATA II, 3.0 Gbps

•

Displays—Total five interfaces available. Total raw pixel rate of all interfaces is up to 450

Mpixels/sec, 24 bpp. Up to four interfaces may be active in parallel.

— One Parallel 24-bit display port, up to 225 Mpixels/sec (for example, WUXGA at 60 Hz or dual

HD1080 and WXGA at 60 Hz)

— LVDS serial ports—One port up to 170 Mpixels/sec (for example, WUXGA at 60 Hz) or two

ports up to 85 MP/sec each

— HDMI 1.4 port

— MIPI/DSI, two lanes at 1 Gbps

•

Camera sensors:

— Parallel Camera port (up to 20 bit and up to 240 MHz peak)

— MIPI CSI-2 serial camera port, supporting up to 1000 Mbps/lane in 1/2/3-lane mode and up to

800 Mbps/lane in 4-lane mode. The CSI-2 Receiver core can manage one clock lane and up to

four data lanes. Each i.MX 6DualPlus/6QuadPlus processor has four lanes.

•

Expansion cards:

— Four MMC/SD/SDIO card ports all supporting:

– 1-bit or 4-bit transfer mode specifications for SD and SDIO cards up to UHS-I SDR-104

mode (104 MB/s max)

– 1-bit, 4-bit, or 8-bit transfer mode specifications for MMC cards up to 52 MHz in both SDR

and DDR modes (104 MB/s max)

•USB:

MCIMX6DP6AYM2AB Datasheet(PDF) 5 Page - NXP Semiconductors

MCIMX6DP6AYM2AB Datasheet(HTML) 5 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL