Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

DSP56307/D Datasheet(PDF) 55 Page - Motorola, Inc

Part # DSP56307/D
Description  24-BIT DIGITAL SIGNAL PROCESSOR
PDF  156 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MOTOROLA [Motorola, Inc]
Direct Link  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

DSP56307/D Datasheet(HTML) 55 Page - Motorola, Inc

Back Button DSP56307/D Datasheet HTML 51Page - Motorola, Inc DSP56307/D Datasheet HTML 52Page - Motorola, Inc DSP56307/D Datasheet HTML 53Page - Motorola, Inc DSP56307/D Datasheet HTML 54Page - Motorola, Inc DSP56307/D Datasheet HTML 55Page - Motorola, Inc DSP56307/D Datasheet HTML 56Page - Motorola, Inc DSP56307/D Datasheet HTML 57Page - Motorola, Inc DSP56307/D Datasheet HTML 58Page - Motorola, Inc DSP56307/D Datasheet HTML 59Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 156 page
background image
Specifications
External Memory Interface (Port A)
MOTOROLA
DSP56307 Technical Data
2-19
109 Data hold time from
WR deassertion
tDH
100 MHz:
0.25
× T
C − 2.4 [1 ≤ WS ≤ 3]
All frequencies:
1.25
× T
C − 3.8 [4 ≤ WS ≤ 7]
2.25
× T
C − 3.8 [WS ≥ 8]
0.1
8.7
18.7
Ñ
Ñ
Ñ
ns
ns
ns
110 WR assertion to data
active
Ñ
0.75
× T
C − 3.7 [WS = 1]
0.25
× T
C − 3.7 [2 ≤ WS ≤ 3]
−0.25 × T
C − 3.7 [WS ≥ 4]
3.8
Ð1.2
Ð6.2
Ñ
Ñ
Ñ
ns
ns
ns
111 WR deassertion to
data high
impedance
Ñ
0.25
× T
C + 0.2 [1 ≤ WS ≤ 3]
1.25
× T
C + 0.2 [4 ≤ WS ≤ 7]
2.25
× T
C + 0.2 [WS ≥ 8]
Ñ
Ñ
Ñ
2.7
12.7
22.7
ns
ns
ns
112 Previous RD
deassertion to data
active (write)
Ñ
1.25
× T
C − 4.0 [1 ≤ WS ≤ 3]
2.25
× T
C − 4.0 [4 ≤ WS ≤ 7]
3.25
× T
C − 4.0 [WS ≥ 8]
8.5
18.5
28.5
Ñ
Ñ
Ñ
ns
ns
ns
113 RD deassertion time
Ñ
0.75
× T
C − 4.0 [1 ≤ WS ≤ 3]
1.75
× T
C − 4.0 [4 ≤ WS ≤ 7]
2.75
× T
C − 4.0 [WS ≥ 8]
3.5
13.5
23.5
Ñ
Ñ
Ñ
ns
ns
ns
114 WR deassertion
time
Ñ
0.5
× T
C − 3.5 [WS = 1]
TC − 3.5 [2 ≤ WS ≤ 3]
2.5
× T
C − 3.5 [4 ≤ WS ≤ 7]
3.5
× T
C − 3.5 [WS ≥ 8]
1.5
6.5
21.5
31.5
Ñ
Ñ
Ñ
Ñ
ns
ns
ns
ns
115 Address valid to RD
assertion
Ñ
0.5
× T
C − 4
1.0
Ñ
ns
116 RD assertion pulse
width
Ñ
(WS + 0.25)
× T
C − 3.8
8.7
Ñ
ns
117 RD deassertion to
address not valid
Ñ
0.25
× T
C − 3.0 [1 ≤ WS ≤ 3]
1.25
× T
C − 3.0 [4 ≤ WS ≤ 7]
2.25
× T
C − 3.0 [WS ≥ 8]
0.0
9.5
19.5
Ñ
Ñ
Ñ
ns
ns
ns
Notes:
1.
WS is the number of wait states specified in the BCR.
2.
VCCQL = 2.5 V ± 0.25 V; TJ = Ð40ûC to +100 ûC, CL = 50 pF
Table 2-8
SRAM Read and Write Accesses (Continued)
No.
Characteristics
Symbol
Expression1, 2
100 MHz
Unit
Min
Max
Not Recommended for New Design



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com