Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

HC805K3GRS/D Datasheet(PDF) 40 Page - NXP Semiconductors

Part # HC805K3GRS/D
Description  The low-cost MC68HC805K3 microcontroller is a member of the M68HC805 Family of microprocessors.
PDF  119 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC805K3GRS/D Datasheet(HTML) 40 Page - NXP Semiconductors

Back Button HC805K3GRS/D Datasheet HTML 36Page - NXP Semiconductors HC805K3GRS/D Datasheet HTML 37Page - NXP Semiconductors HC805K3GRS/D Datasheet HTML 38Page - NXP Semiconductors HC805K3GRS/D Datasheet HTML 39Page - NXP Semiconductors HC805K3GRS/D Datasheet HTML 40Page - NXP Semiconductors HC805K3GRS/D Datasheet HTML 41Page - NXP Semiconductors HC805K3GRS/D Datasheet HTML 42Page - NXP Semiconductors HC805K3GRS/D Datasheet HTML 43Page - NXP Semiconductors HC805K3GRS/D Datasheet HTML 44Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 119 page
background image
General Release Specification
CPU Interrupt Processing
MC68HC805K3 — Rev. 1.0
40
Interrupts
4.3 CPU Interrupt Processing
Interrupts cause the processor to save register contents on the stack
and to set the interrupt mask (I bit) to prevent additional interrupts. Unlike
RESET, hardware interrupts do not cause the current instruction
execution to be halted, but are considered pending until the current
instruction is complete.
If interrupts are not masked (I bit in the CCR is clear) and the
corresponding interrupt enable bit is set, the processor proceeds with
interrupt processing. Otherwise, the next instruction is fetched and
executed. If an interrupt occurs, the processor completes the current
instruction, stacks the current CPU register states, sets the I bit to inhibit
further interrupts, and finally checks the pending hardware interrupts. If
more than one interrupt is pending following the stacking operation, the
interrupt with the highest vector location, shown in Table 4-1, is serviced
first. The SWI is executed the same as any other instruction, regardless
of the I-bit state.
When an interrupt is to be processed, the CPU fetches the address of
the appropriate interrupt software service routine from the vector table at
locations $03F8 through $03FF as defined in Table 4-1.
Table 4-1. Vector Addresses for Interrupts and Reset
Register
Flag Name
Interrupts
CPU
Interrupts
Vector
Addresses
N/A
N/A
Reset
RESET
$03FE-$03FF
N/A
N/A
Software
SWI
$03FC-$03FD
ISCR
IRQF
External Interrupt
IRQ
$03FA-$03FB
TSCR
TOF
Timer Overflow
TIMER
$03F8-$03F9
TSCR
RTIF
Real Time
Interrupt
TIMER
$03F8-$03F9
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com