PIC12C67X datasheet(15/129 Pages) MICROCHIP

15 / 129 page

DS30561B-page 15

PIC12C67X

4.2.2.1

STATUS REGISTER

The STATUS Register, shown in Register 4-1, contains

the arithmetic status of the ALU, the RESET status and

the bank select bits for data memory.

The STATUS Register can be the destination for any

instruction, as with any other register. If the STATUS

the Z, DC or C bits, then the write to these three bits is

disabled. These bits are set or cleared according to the

device logic. Furthermore, the TO and PD bits are not

writable. Therefore, the result of an instruction with the

STATUS Register as destination may be different than

intended.

For example, CLRF STATUS will clear the upper three

bits and set the Z bit. This leaves the STATUS Register

as 000u u1uu (where u = unchanged).

It is recommended, therefore, that only BCF,

BSF,

SWAPF

and MOVWF instructions are used to alter the

STATUS Register, because these instructions do not

affect the Z, C or DC bits from the STATUS Register.

For other instructions, not affecting any status bits, see

the "Instruction Set Summary."

Note 1: Bits IRP and RP1 (STATUS<7:6>) are not

used by the PIC12C67X and should be

maintained clear. Use of these bits as

general purpose R/W bits is NOT recom-

mended, since this may affect upward

compatibility with future products.

2: The C and DC bits operate as a borrow

and digit borrow bit, respectively, in sub-

traction. See the SUBLW and SUBWF

instructions for examples.

STATUS REGISTER (ADDRESS 03h, 83h)

Reserved Reserved

R/W-0

R-1

R/W-x

IRP

RP1

RP0

= Readable bit

W = Writable bit

= Unimplemented bit,

read as ‘0’

- n = Value at POR reset

bit7

bit0

bit 7:

IRP: Register Bank Select bit (used for indirect addressing)

= Bank 2, 3 (100h - 1FFh)

= Bank 0, 1 (00h - FFh)

The IRP bit is reserved; always maintain this bit clear.

bit 6-5:

RP<1:0>: Register Bank Select bits (used for direct addressing)

= Bank 3 (180h - 1FFh)

= Bank 2 (100h - 17Fh)

= Bank 1 (80h - FFh)

= Bank 0 (00h - 7Fh)

Each bank is 128 bytes. The RP1 bit is reserved; always maintain this bit clear.

bit 4:

TO: Time-out bit

= After power-up, CLRWDT instruction, or SLEEP instruction

= A WDT time-out occurred

bit 3:

PD: Power-down bit

= After power-up or by the CLRWDT instruction

= By execution of the SLEEP instruction

bit 2:

Z: Zero bit

= The result of an arithmetic or logic operation is zero

= The result of an arithmetic or logic operation is not zero

bit 1:

DC: Digit Carry/borrow bit (ADDWF, ADDLW,SUBLW,SUBWF instructions) (for borrow the polarity is reversed)

= A carry-out from the 4th low order bit of the result occurred

= No carry-out from the 4th low order bit of the result

bit 0:

C: Carry/borrow bit (ADDWF, ADDLW,SUBLW,SUBWF instructions)

= A carry-out from the most significant bit of the result occurred

= No carry-out from the most significant bit of the result occurred

Note:

For borrow the polarity is reversed. A subtraction is executed by adding the two’s complement of the sec-

ond operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of

the source register.

PIC12C67X Datasheet(PDF) 15 Page - Microchip Technology

PIC12C67X Datasheet(HTML) 15 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL