Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

7643 Datasheet(PDF) 41 Page - Renesas Technology Corp

Part # 7643
Description  8-BIT SINGLE-CHIP MICROCOMPUTER
PDF  424 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7643 Datasheet(HTML) 41 Page - Renesas Technology Corp

Back Button 7643 Datasheet HTML 37Page - Renesas Technology Corp 7643 Datasheet HTML 38Page - Renesas Technology Corp 7643 Datasheet HTML 39Page - Renesas Technology Corp 7643 Datasheet HTML 40Page - Renesas Technology Corp 7643 Datasheet HTML 41Page - Renesas Technology Corp 7643 Datasheet HTML 42Page - Renesas Technology Corp 7643 Datasheet HTML 43Page - Renesas Technology Corp 7643 Datasheet HTML 44Page - Renesas Technology Corp 7643 Datasheet HTML 45Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 424 page
background image
Rev.2.00
Aug 28, 2006
page 24 of 103
7643 Group
REJ09B0133-0200
OVERVIEW
Key Input Interrupt (Key-on Wake-Up)
A key input interrupt request is generated by applying “L” level to any
pin of port P2 that have been set to input mode. In other words, it is
generated when AND of input level goes from “1” to “0”. An example
of using a key input interrupt is shown in Figure 18, where an inter-
rupt request is generated by pressing one of the keys consisted as
an active-low key matrix which inputs to ports P20–P24.
Fig. 18 Connection example when using key input interrupt and port P2 block diagram
✻✻✻
Port P27
latch
Port P27
direction register = “1”
P27 output
Port P2 pull-up control register
Bit 7 = “0”
Port PXx
“L” level output
Key input interrupt request
Falling edge
detector
P26 output
P25 output
P24 input
P23 input
P22 input
P21 input
P20 input
✻✻✻
Port P26
latch
Port P26
direction register = “1”
Port P2 pull-up control register
Bit 6 = “0”
Falling edge
detector
✻✻✻
Port P25
latch
Port P25
direction register = “1”
Port P2 pull-up control register
Bit 5 = “0”
Falling edge
detector
✻✻✻
Port P24
latch
Port P24
direction register = “0”
Port P2 pull-up control register
Bit 4 = “0”
Falling edge
detector
✻✻✻
Port P23
latch
Port P23
direction register = “0”
Port P2 pull-up control register
Bit 3 = “0”
Falling edge
detector
✻✻✻
Port P22
latch
Port P22
direction register = “0”
Port P2 pull-up control register
Bit 2 = “0”
Falling edge
detector
✻✻✻
Port P21
latch
Port P21
direction register = “0”
Port P2 pull-up control register
Bit 1 = “0”
Falling edge
detector
✻✻✻
Port P20
latch
Port P2 pull-up control register
Bit 0 = “0”
Falling edge
detector
Port P20
direction register = “0”
Port P2
Input reading circuit
✻ P-channel transistor for pull-up
✻✻ CMOS output buffer
FUNCTIONAL DESCRIPTION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com