| Electronic Components Datasheet Search |
|
7643 Datasheet(PDF) 74 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7643 Datasheet(HTML) 74 Page - Renesas Technology Corp |
|
74 / 424 page ![]() Rev.2.00 Aug 28, 2006 page 57 of 103 REJ09B0133-0200 OVERVIEW FUNCTIONAL DESCRIPTION 7643 Group FREQUENCY SYNTHESIZER (PLL) The frequency synthesizer generates the 48 MHz clock required by fUSB and fSYN, which are multiples of the external input refer- ence f(XIN). Figure 51 shows the block diagram for the frequency synthesizer circuit. The Frequency Synthesizer Input Bit selects either f(XIN) or f(XCIN) as an input clock fIN for the frequency synthesizer. The Frequency Synthesizer Multiply Register 2 (FSM2: address 006E16) divides fIN to generate fPIN, where fPIN = fIN / 2(n + 1), n: value set to FSM2. When the value of Frequency Synthesizer Multiply Register 2 is set to 255, the division is not performed and fPIN will equal fIN. fVCO is generated according to the contents of Frequency Synthe- sizer Multiply Register 1 (FSM1: address 006D16), where fVCO = fPIN ✕ {2(n + 1)}, n: value set to FSM1. Set the value of FSM1 so that the value of fVCO is 48 MHz. fSYN is generated according to the contents of the Frequency Syn- thesizer Divide Register (FSD: address 006F16), where fSYN = fVCO / 2(m + 1), m: value set to FSD. When the value of the Frequency Synthesizer Divide Register is set to 255, the division is not performed and fSYN becomes invalid. [Frequency Synthesizer Control Register] FSC Setting the Frequency Synthesizer Enable Bit (FSE) to “1” enables the frequency synthesizer. When the Frequency Synthesizer Lock Status Bit (LS) is “1” in the frequency synthesizer enabled, this in- dicates that fSYN and fVCO have correct frequencies. sNotes Make sure to connect a low-pulse filter to the LPF pin when using the frequency synthesizer. In addition, please refer to “Program- ming Notes: Frequency Synthesizer” when recovering from a Hardware Reset. FSM2 Data Bus FSM1 FSC Prescaler fIN fPIN fVCO fSYN fUSB (address 006E16) (address 006D16)(address 006C16)(address 006F16) FSD Frequency Multiplier Frequency Divider Fig. 51 Frequency synthesizer block diagram |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |