7643 datasheet(70/424 Pages) RENESAS

70 / 424 page

Rev.2.00

Aug 28, 2006

page 53 of 103

REJ09B0133-0200

OVERVIEW

FUNCTIONAL DESCRIPTION

7643 Group

[USB Endpoint x (x = 1, 2) OUT Control Register] OUT_CSR

This register contains the information and status of the respective

OUT endpoints 1, 2. In the endpoint 0, all bits are reserved and

cannot be used (they will all be read out as “0”). The USB FCU

sets the OUT_PKT_RDY flag to “1” after a data packet has been

received into the OUT FIFO. After reading the data packet in the

OUT FIFO, clear this flag to “0”. However, if there is still data in the

OUT FIFO, the flag cannot be cleared even by writing “0” by soft-

ware.

Fig. 45 Structure of USB endpoint x (x = 1, 2) OUT control register

USB endpoint x OUT control register (address 005A16)

OUT_CSR

OUT_PKT_RDY flag (OUTXCSR0)

0: Except the following condition (Note 3)

1: End of a data packet reception (Note 2)

Reserved bit (“0” at read/write)

SEND_STALL bit (OUTXCSR2) (Note 2)

0: Except the following condition

1: Transmitting STALL handshake signal

TOGGLE_INIT bit (OUTXCSR3) (Note 2)

0: Except the following condition

1: Initializing the data toggle sequence bit

FORCE_STALL flag (OUTXCSR4)

0: Except the following condition (Note 2)

1: Protocol error detected (Note 1)

Reserved bit (“0” at read/write)

FLUSH bit (OUTXCSR6)

0: Except the following condition (Note 4)

1: Flush FIFO. (Note 4)

AUTO_CLR bit (OUTXCSR7) (Note 2)

0: AUTO_CLR disabled

1: AUTO_CLR enabled

Notes 1: This bit is automatically set to “1” or cleared to “0”.

2: The user must program to “1” or “0”.

3: When AUTO_SET bit is “0”, the user must set to “1”.

When AUTO_SET bit is “1”, this bit is automatically set to “1”.

4: This bit is automatically cleared to “0” after setting “1”.

7643 Datasheet(PDF) 70 Page - Renesas Technology Corp

7643 Datasheet(HTML) 70 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL