Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

7643 Datasheet(PDF) 66 Page - Renesas Technology Corp

Part # 7643
Description  8-BIT SINGLE-CHIP MICROCOMPUTER
PDF  424 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7643 Datasheet(HTML) 66 Page - Renesas Technology Corp

Back Button 7643 Datasheet HTML 62Page - Renesas Technology Corp 7643 Datasheet HTML 63Page - Renesas Technology Corp 7643 Datasheet HTML 64Page - Renesas Technology Corp 7643 Datasheet HTML 65Page - Renesas Technology Corp 7643 Datasheet HTML 66Page - Renesas Technology Corp 7643 Datasheet HTML 67Page - Renesas Technology Corp 7643 Datasheet HTML 68Page - Renesas Technology Corp 7643 Datasheet HTML 69Page - Renesas Technology Corp 7643 Datasheet HTML 70Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 66 / 424 page
background image
Rev.2.00
Aug 28, 2006
page 49 of 103
REJ09B0133-0200
OVERVIEW
FUNCTIONAL DESCRIPTION
7643 Group
Fig. 39 Structure of USB interrupt status register 2
USB interrupt status register 2 (address 005316)
USBIS2
Reserved bit (“0” at read/write)
USB reset interrupt status flag (INTST13)
0: Except the following condition
1: Set at receiving of USB reset signal
USB resume signal interrupt status flag (INTST14)
0: Except the following condition
1: Set at receiving of resume signal
USB suspend signal interrupt status flag (INTST15)
0: Except the following condition
1: Set at receiving of suspend signal
b0
b7
0000
0
[USB Interrupt Enable Registers 1 and 2] USBIE1, USBIE2
The USB interrupt enable registers are used to enable the USB
USB interrupt enable register 1 (address 005416)
USBIE1
USB endpoint 0 interrupt enable bit (INTEN0)
0: Disabled
1: Enabled
Reserved bit (“0” at read/write)
USB endpoint 1 IN interrupt enable bit (INTEN2)
0: Disabled
1: Enabled
USB endpoint 1 OUT interrupt enable bit (INTEN3)
0: Disabled
1: Enabled
USB endpoint 2 IN interrupt enable bit (INTEN4)
0: Disabled
1: Enabled
USB endpoint 2 OUT interrupt enable bit (INTEN5)
0: Disabled
1: Enabled
Reserved bit (Undefined at read/“0” at write)
b0
b7
0
✕✕
function interrupt. Upon reset, all USB interrupts except the USB
suspend and USB resume interrupts are enabled.
Fig. 40 Structure of USB interrupt enable register 1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com