Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

7643 Datasheet(PDF) 44 Page - Renesas Technology Corp

Part # 7643
Description  8-BIT SINGLE-CHIP MICROCOMPUTER
PDF  424 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7643 Datasheet(HTML) 44 Page - Renesas Technology Corp

Back Button 7643 Datasheet HTML 40Page - Renesas Technology Corp 7643 Datasheet HTML 41Page - Renesas Technology Corp 7643 Datasheet HTML 42Page - Renesas Technology Corp 7643 Datasheet HTML 43Page - Renesas Technology Corp 7643 Datasheet HTML 44Page - Renesas Technology Corp 7643 Datasheet HTML 45Page - Renesas Technology Corp 7643 Datasheet HTML 46Page - Renesas Technology Corp 7643 Datasheet HTML 47Page - Renesas Technology Corp 7643 Datasheet HTML 48Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 424 page
background image
Rev.2.00
Aug 28, 2006
page 27 of 103
REJ09B0133-0200
OVERVIEW
FUNCTIONAL DESCRIPTION
7643 Group
SERIAL INTERFACE
Serial I/O
The serial I/O can be used only for clock synchronous serial I/O.
The transmitter and the receiver must use the same clock. If the
internal synchronous clock is used, transfer is started by a write
signal to the serial I/O shift register.
[Serial I/O Control Register 1 (SIOCON1)] 002B16
[Serial I/O Control Register 2 (SIOCON2)] 002C16
Each of the serial I/O control registers 1 and 2 contains eight bits
which control various serial I/O functions.
Fig. 21 Structure of serial I/O control registers 1, 2
Serial I/O control register 1 (address 002B16)
SIOCON1
Note: To set the slave mode, also set bit 4 of serial I/O control register 1 to “1”.
b0
b7
Serial I/O control register 2 (address 002C16)
SIOCON2
SPI mode select bit
0: Normal serial I/O mode
1: SPI compatible mode (
Note)
Reserved bit (“0” at read/write)
SRXD input enable bit
0: SRXD input disabed
1: SRXD input enabed
Clock polarity select bit (CPoL)
0: SCLK starting at “L”
1: SCLK starting at “H”
Clock phase select bit (CPha)
0: Serial transfer starting at falling edge of SRDY
1: Serial transfer starting afer a half cycle of SCLK
passed at falling edge of SRDY
Reserved bits (“0” at read/write)
b0
b7
000
0
Internal synchronous clock select bits
b2b1b0
0 0 0:
φ/2
0 0 1:
φ/4
0 1 0:
φ/8
0 1 1:
φ/16
1 0 0:
φ/32
1 0 1:
φ/64
1 1 0:
φ/128
1 1 1:
φ/256
Serial I/O port select bit
0: I/O port
1: STXD, SCLK signal output
SRDY output select bit
0: I/O port
1: SRDY signal output
Transfer direction select bit
0: LSB first
1: MSB first
Synchronous clock select bit
0: External clock (SCLK pin input)
1: Internal synchronous clock
STXD output channel control bit
0: CMOS output
1: N-channel open drain output



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com