7643 datasheet(106/424 Pages) RENESAS

106 / 424 page

Rev.2.00

Aug 28, 2006

page 89 of 103

REJ09B0133-0200

OVERVIEW

FLASH MEMORY MODE

7643 Group

Fig. 83 Timing for clear status register

qClear Status Register Command

This command clears the bits (SR3 to SR5) which are set when

the status register operation ends in error. When the “5016” com-

mand code is sent with the 1st byte, the aforementioned bits are

cleared. When the clear status register operation ends, the SRDY

(BUSY) signal changes from “H” to “L” level.

SCLK

SRXD

STXD

SRDY (BUSY)

5016

AB8 to

AB15

AB16 to

AB23

4116

data0

data255

SCLK

SRXD

STXD

SRDY (BUSY)

qPage Program Command

This command writes the specified page (256 bytes) in the flash

memory sequentially one byte at a time. Execute the page pro-

gram command as explained here following.

(1) Transfer the “4116” command code with the 1st byte.

(2) Transfer addresses AB8 to AB15 and AB16 to AB23 with the 2nd

and 3rd bytes respectively.

(3) From the 4th byte onward, as write data (DB0 to DB7) for the

page (256 bytes) specified with addresses A8 to A23 is input

sequentially from the smallest address first, that page is auto-

matically written.

When reception setup for the next 256 bytes ends, the SRDY

(BUSY) signal changes from “H” to “L” level. The result of the

page program can be known by reading the status register. For

more information, see the section on the status register.

Fig. 84 Timing for page program

7643 Datasheet(PDF) 106 Page - Renesas Technology Corp

7643 Datasheet(HTML) 106 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL