UJA1075TWSLASH5V0SLASHWD datasheet(14/53 Pages) NXP

14 / 53 page

UJA1075_2

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 02 — 27 May 2010

14 of 53

NXP Semiconductors

UJA1075

High-speed CAN/LIN core system basis chip

6.2.5 Int_Control register

Table 6.

Int_Control register

Bit

Symbol

Access

Power-on

default

Description

15:13

A2, A1, A0 R

010

R/W

access status

0: register set to read/write

1: register set to read only

V1UIE

R/W

V1 undervoltage interrupt enable

0: V1 undervoltage warning interrupts cannot be requested

1: V1 undervoltage warning interrupts can be requested

V2UIE

R/W

V2 undervoltage interrupt enable

0: V2 undervoltage warning interrupts cannot be requested

1: V2 undervoltage warning interrupts can be requested

STBCL

R/W

LIN standby control

0: When the SBC is in Normal mode (MC = 1x):

LIN is in Active mode. The wake-up flag (visible on RXDL) is cleared

regardless of the value of VBAT.

When the SBC is in Standby/Sleep mode (MC = 0x):

LIN is in Off mode. Bus wake-up detection is disabled. LIN wake-up

interrupts cannot be requested.

1: LIN is in Lowpower mode with bus wake-up detection enabled, regardless

of the SBC mode (MC = xx). LIN wake-up interrupts can be requested.

reserved

7:6

WIC1

R/W

wake-up interrupt 1 control

00: wake-up interrupt 1 disabled

01: wake-up interrupt 1 on rising edge

10: wake-up interrupt 1 on falling edge

11: wake-up interrupt 1 on both edges

5:4

WIC2

R/W

wake-up interrupt 2 control

00: wake-up interrupt 2 disabled

01: wake-up interrupt 2 on rising edge

10: wake-up interrupt 2 on falling edge

11: wake-up interrupt 2 on both edges

STBCC

R/W

CAN standby control

0: When the SBC is in Normal mode (MC = 1x):

CAN is in Active mode. The wake-up flag (visible on RXDC) is cleared

regardless of V2 output voltage.

When the SBC is in Standby/Sleep mode (MC = 0x):

CAN is in Off mode. Bus wake-up detection is disabled. CAN wake-up

interrupts cannot be requested.

1: CAN is in Lowpower mode with bus wake-up detection enabled,

regardless of the SBC mode (MC = xx). CAN wake-up interrupts can be

requested.

UJA1075TW/5V0/WD Datasheet(PDF) 14 Page - NXP Semiconductors

UJA1075TW/5V0/WD Datasheet(HTML) 14 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53

Datasheet Download

Link URL