 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
UJA1075TW/5V0/WD Datasheet(PDF) 44 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
UJA1075TW/5V0/WD Datasheet(HTML) 44 Page - NXP Semiconductors |
|
|
44 / 53 page  UJA1075_2 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved. Product data sheet Rev. 02 — 27 May 2010 44 of 53 NXP Semiconductors UJA1075 High-speed CAN/LIN core system basis chip Fig 17. Timing test circuit for LIN transceiver SBC BAT DLIN TXDL RLIN CLIN RXDL CRXDL LIN GND 015aaa128 Fig 18. LIN transceiver timing diagram 015aaa133 VTXDL LIN bus signal VBAT tbit tbus(rec)(min) Vth(rec)RX(max) thresholds of receiving node A Vth(dom)RX(max) Vth(rec)RX(min) Vth(dom)RX(min) tPD(RX)r tPD(RX)f tPD(RX)r tPD(RX)f tbus(rec)(max) tbit tbit thresholds of receiving node B output of receiving node A VRXDL output of receiving node B VRXDL tbus(dom)(max) tbus(dom)(min) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
