Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

SPC574K72E5 Datasheet(PDF) 101 Page - STMicroelectronics

Part # SPC574K72E5
Description  32-bit Power Architecture based MCU for automotive applications
PDF  127 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPC574K72E5 Datasheet(HTML) 101 Page - STMicroelectronics

Back Button SPC574K72E5 Datasheet HTML 97Page - STMicroelectronics SPC574K72E5 Datasheet HTML 98Page - STMicroelectronics SPC574K72E5 Datasheet HTML 99Page - STMicroelectronics SPC574K72E5 Datasheet HTML 100Page - STMicroelectronics SPC574K72E5 Datasheet HTML 101Page - STMicroelectronics SPC574K72E5 Datasheet HTML 102Page - STMicroelectronics SPC574K72E5 Datasheet HTML 103Page - STMicroelectronics SPC574K72E5 Datasheet HTML 104Page - STMicroelectronics SPC574K72E5 Datasheet HTML 105Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 101 / 127 page
background image
DocID023601 Rev 5
101/127
SPC574Kxx
Electrical characteristics
126
Figure 36. DSPI LVDS and CMOS master timing – output only – modified transfer
format MTFE = 1, CHPA = 1
3.17.2.2
Slave Mode timing
2.
All output timing is worst case and includes the mismatching of rise and fall times of the output pads.
3.
All timing values for output signals in this table are measured to 50% of the output voltage.
4.
Timing is guaranteed to same drive capabilities for all signals, mixing of pad drives may reduce operating speeds and may
cause incorrect operation.
5.
With TSB mode or Continuous SCK clock mode selected, PCS and SCK are driven by the same edge of DSPI_CLKn. This
timing value is due to pad delays and signal propagation delays.
6.
tSDC is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide
ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.
7.
SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances are the same
value.
PCSx
SCK Output
SOUT
First Data
Data
Last Data
(CPOL = 0)
tSUO
tHO
tCSV
tSDC
tSCK
tCSH
Table 53. DSPI CMOS Slave timing - Modified Transfer Format (MTFE = 0/1)(1)
#
Symbol
C
Characteristic
Condition
Min
Max
Unit
Pad Drive
Load
1tSCK
CC
D
SCK Cycle Time(2)
—
—
62
—ns
2tCSC
SR
D
SS to SCK Delay(2)
—
—
16
—ns
3tASC
SR
D
SCK to SS Delay(2)
—
—
16
—ns
4tSDC
D
SCK Duty Cycle(2)
—
—30
—
ns
5tA
CC
D
Slave Access Time(2),(3),(4)
(SS active to SOUT driven)
Very
Strong
25 pF
—
50
ns
Strong
50 pF
—
50
ns
Medium
50 pF
—
60
ns
6tDIS
CC
D
Slave SOUT Disable
Time(2),(3),(4)
(SS inactive to SOUT High-Z
or invalid)
Very
Strong
25 pF
—
5ns
Strong
50 pF
—
5ns
Medium
50 pF
—
10
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com