| Electronic Components Datasheet Search |
|
L99DZ120 Datasheet(PDF) 59 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L99DZ120 Datasheet(HTML) 59 Page - STMicroelectronics |
|
59 / 162 page ![]() DocID029145 Rev 4 59/162 L99DZ120 Application information 161 4 Application information 4.1 Supply VS, VSREG VSREG supplies voltage regulators V1 and V2, all internal regulated voltages for analog and digital functionality, LIN and both P-channel high-side switches OUT15 and OUT_HS. All other high-sides, Fail Safe block and the charge pump are supplied by VS. In case the VSREG pin is disconnected, all power outputs connected to VS are automatically switched off. 4.2 Voltage regulators The device contains two independent and fully protected low drop voltage regulators designed for very fast transient response and do not require electrolytic output capacitors for stability. The output voltage is stable with ceramic load capacitors >220 nF. 4.2.1 Voltage regulator: V1 The V1 voltage regulator provides 5 V supply voltage and up to 250 mA continuous load current to supply the system microcontroller. The V1 regulator is embedded in the power management and fail-safe functionality of the device and operates according to the selected operating mode. The V1 voltage regulator is supplied by pin VSREG. In addition, the V1 regulator supplies the devices internal loads. The voltage regulator is protected against overload and overtemperature. An external reverse current protection has to be provided by the application circuitry to prevent the input capacitor from being discharged by negative transients or low input voltage. Current limitation of the regulator ensures fast charge of external bypass capacitors. The output voltage is stable for ceramic load capacitors >220 nF. In case the device temperature exceeds the TSD1 threshold (either cluster or grouped mode) the V1 regulator remains on. The micro controller has the possibility for interaction or error logging. If the chip temperature exceeds the TSD2 threshold (TSD2 > TSD1), V1 will be deactivated and all wakeup sources (LIN, WU and Timer) are disabled. After tTSD, the voltage regulator will restart automatically. If the restart fails 7 times within one minute the devices enter the Forced Vbat_standby mode. The status bit FORCED_SLEEP_TSD2/V1SC (SR1) is set. 4.2.2 Voltage regulator: V2 The voltage regulator V2 is supplied by pin VSREG and can supply additional 5 V loads such as sensors or potentiometers. The maximum continuous load current is 50 mA. The regulator is protected against: Overload Overtemperature Short-circuit (short to ground and battery supply voltage) Reverse biasing |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |