MC68HC908AP16CFB datasheet(67/440 Pages) MOTOROLA

67 / 440 page

Configuration & Mask Option Registers (CONFIG & MOR)

Configuration Register 1 (CONFIG1)

MC68HC908AP Family — Rev. 2.5

Data Sheet

MOTOROLA

The mask option register (MOR) is used for selecting one of the three

clock options for the MCU. The MOR is a byte located in FLASH

memory, and is written to by a FLASH programming routine.

5.3 Configuration Register 1 (CONFIG1)

COPRS — COP Rate Select Bit

COPRS selects the COP time out period. Reset clears COPRS. (See

Section 21. Computer Operating Properly (COP).)

1 = COP time out period = 213 – 24 ICLK cycles

0 = COP time out period = 218 – 24 ICLK cycles

LVISTOP — LVI Enable in Stop Mode Bit

When the LVIPWRD or LVIREGD bit is clear, setting the LVISTOP bit

enables the LVI to operate during stop mode. Reset clears LVISTOP.

(See Section 22. Low-Voltage Inhibit (LVI).)

1 = LVI enabled during stop mode

0 = LVI disabled during stop mode

NOTE:

If LVISTOP=0, set LVIRSTD=1 before entering stop mode.

LVIRSTD — LVI Reset Disable Bit

LVIRSTD disables the reset signal from the LVI module. (See

Section 22. Low-Voltage Inhibit (LVI).)

1 = LVI module resets disabled

0 = LVI module resets enabled

Address:

$001F

Bit 7

654321

Bit 0

Read:

COPRS

LVISTOP LVIRSTD LVIPWRD LVIREGD

SSREC

STOP

COPD

Write:

Reset:

00000000

Figure 5-2. Configuration Register 1 (CONFIG1)

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

MC68HC908AP16CFB Datasheet(PDF) 67 Page - Motorola, Inc

MC68HC908AP16CFB Datasheet(HTML) 67 Page - Motorola, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL