H8SLASH300H datasheet(89/552 Pages) RENESAS

89 / 552 page

Section 3 Exception Handling

Rev. 3.00 May 15, 2007 Page 57 of 516

REJ09B0152-0300

3.7

Stack Status after Exception Handling

Figures 3.5 shows the stack after completion of interrupt exception handling.

PC and CCR

saved to stack

SP (R7)

SP – 1

SP – 2

SP – 3

SP – 4

Stack area

SP + 4

SP + 3

SP + 2

SP + 1

SP (R7)

Even address

Prior to start of interrupt

exception handling

After completion of interrupt

exception handling

[Legend]

PCH:

PCL:

CCR:

SP:

Upper 8 bits of program counter (PC)

Lower 8 bits of program counter (PC)

Condition code register

Stack pointer

Notes:

CCR

CCR*

PCH

PCL

PC shows the address of the first instruction to be executed upon return from the interrupt

handling routine.

an even-numbered address.

* Ignored when returning from the interrupt handling routine.

Figure 3.5 Stack Status after Exception Handling

3.7.1

Interrupt Response Time

Table 3.4 shows the number of wait states after an interrupt request flag is set until the first

instruction of the interrupt handling-routine is executed.

Table 3.4

Interrupt Wait States

Item

States

Total

Waiting time for completion of executing instruction*

1 to 23

15 to 37

Saving of PC and CCR to stack

Vector fetch

Instruction fetch

Internal processing

Note:

Excluding EEPMOV instruction.

H8/300H Datasheet(PDF) 89 Page - Renesas Technology Corp

H8/300H Datasheet(HTML) 89 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL