Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

H8/300H Datasheet(PDF) 95 Page - Renesas Technology Corp

Part # H8/300H
Description  Renesas 16-Bit Single-Chip Microcomputer
PDF  552 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8/300H Datasheet(HTML) 95 Page - Renesas Technology Corp

Back Button H8/300H Datasheet HTML 91Page - Renesas Technology Corp H8/300H Datasheet HTML 92Page - Renesas Technology Corp H8/300H Datasheet HTML 93Page - Renesas Technology Corp H8/300H Datasheet HTML 94Page - Renesas Technology Corp H8/300H Datasheet HTML 95Page - Renesas Technology Corp H8/300H Datasheet HTML 96Page - Renesas Technology Corp H8/300H Datasheet HTML 97Page - Renesas Technology Corp H8/300H Datasheet HTML 98Page - Renesas Technology Corp H8/300H Datasheet HTML 99Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 95 / 552 page
background image
Section 4 Clock Pulse Generators
CPG0200A_000020020200
Rev. 3.00 May 15, 2007 Page 63 of 516
REJ09B0152-0300
Section 4 Clock Pulse Generators
The clock pulse generator is provided on-chip, including both a system clock pulse generator and
a subclock pulse generator. The system clock pulse generator consists of a system clock oscillator,
system clock divider, and on-chip oscillator. The subclock pulse generator consists of a subclock
oscillator, on-chip oscillator clock divider, and subclock divider. Figure 4.1 shows a block
diagram of the clock pulse generators.
System
clock
oscillator
On-chip
oscillator
OSCCR
Subclock
oscillator
Subclock
divider
System
clock
divider
On-chip
oscillator
clock divider
Prescaler S
(13 bits)
OSC
1
E7_2
OSC2
X
1
X
2
System clock pulse
generator
Subclock pulse generator
[Legend]
OSCCR: Oscillator control register
φOSC
(fOSC)
φOSC
(fOSC)
φW
(fW)
φW
(fW)
φW/2
φW/4
φSUB
φ/2
to
φ/8192
φW
φW/4
φW/2
φW/8
φ
φOSC/8
φOSC
φOSC/16
φOSC/32
φOSC/64
Prescaler W
(8 bits)
φ
W/8
to
φ
W/1024
Rosc/32
Rosc
(fROSC)
Rosc
Figure 4.1 Block Diagram of Clock Pulse Generators
The reference clock signals that drive the CPU and on-chip peripheral modules are
φ and φ
SUB. The
system clock is divided by prescaler S to become a clock signal from
φ/8192 to φ/2. φ
W/4, which is
1/4th of the watch clock
φ
W, is divided by prescaler W to become a clock signal from φW/1024 to
φ
W/8. Both the system clock and subclock signals are provided to the on-chip peripheral modules.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com