7643 datasheet(254/424 Pages) RENESAS

254 / 424 page

Rev.2.00

Aug 28, 2006

page 133 of 202

7643 Group

REJ09B0133-0200

APPLICATION

2.6 USB

Fig. 2.6.28 Control procedure (2) (USB block generating)

FSM1

FSM2

FSD

FSC

0016

FF16

6116

(Address : 6D16)

(Address : 6E16)

(Address : 6F16)

(Address : 6C16)

USB clock generating •

USB function control unit initializing

• Frequency synthesizer: enabled

• fUSB=fVCO

• Setting of division ratio of 48 MHz clock

FSC

(Address : 6C16),bit7?

0.1ms wait

• Check of lock state

USBC

1016

(Address : 1316)

• USB line driver: enabled

• USB line driver current : High

Note 1: Set these only when using the MCU in Vcc = 5 V.

Wait

• In order to stabilize the frequency

synthesizer, after the synthesizer is

enabled, the 2 ms wait is required.

Wait

• Wait as shown below is required;

2 to 5 ms: Time until 3.3 V is supplied to Ext.Cap pin + 1 ms

USBC

(Address : 1316),bit5

• USB clock: enabled

Wait

• Wait for 4 cycles or more of

φ is required.

USBC

(Address : 1316),bit7

RTS

• USB function control unit: enabled

FSC

4116

(Address : 6C16)

(Note 1)

7643 Datasheet(PDF) 254 Page - Renesas Technology Corp

7643 Datasheet(HTML) 254 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL