Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MC68HC908AP16CFB Datasheet(PDF) 122 Page - Motorola, Inc

Part # MC68HC908AP16CFB
Description  Microcontrollers
PDF  440 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MOTOROLA [Motorola, Inc]
Direct Link  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

MC68HC908AP16CFB Datasheet(HTML) 122 Page - Motorola, Inc

Back Button MC68HC908AP16CFB Datasheet HTML 118Page - Motorola, Inc MC68HC908AP16CFB Datasheet HTML 119Page - Motorola, Inc MC68HC908AP16CFB Datasheet HTML 120Page - Motorola, Inc MC68HC908AP16CFB Datasheet HTML 121Page - Motorola, Inc MC68HC908AP16CFB Datasheet HTML 122Page - Motorola, Inc MC68HC908AP16CFB Datasheet HTML 123Page - Motorola, Inc MC68HC908AP16CFB Datasheet HTML 124Page - Motorola, Inc MC68HC908AP16CFB Datasheet HTML 125Page - Motorola, Inc MC68HC908AP16CFB Datasheet HTML 126Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 122 / 440 page
background image
Clock Generator Module (CGM)
Data Sheet
MC68HC908AP Family — Rev. 2.5
122
MOTOROLA
8.5.4 PLL VCO Range Select Register
The PLL VCO range select register (PMRS) contains the programming
information required for the hardware configuration of the VCO.
VRS[7:0] — VCO Range Select Bits
These read/write bits control the hardware center-of-range linear
multiplier L which, in conjunction with E (See 8.3.3 PLL Circuits,
8.3.6 Programming the PLL, and 8.5.1 PLL Control Register.),
controls the hardware center-of-range frequency, fVRS. VRS[7:0]
cannot be written when the PLLON bit in the PCTL is set. (See 8.3.7
Special Programming Exceptions.) A value of $00 in the VCO
range select register disables the PLL and clears the BCS bit in the
PLL control register (PCTL). (See 8.3.8 Base Clock Selector Circuit
and 8.3.7 Special Programming Exceptions.). Reset initializes the
register to $40 for a default range multiply value of 64.
NOTE:
The VCO range select bits have built-in protection such that they cannot
be written when the PLL is on (PLLON = 1) and such that the VCO clock
cannot be selected as the source of the base clock (BCS = 1) if the VCO
range select bits are all clear.
The PLL VCO range select register must be programmed correctly.
Incorrect programming can result in failure of the PLL to achieve lock.
Address:
$003A
Bit 7
6
54
32
1
Bit 0
Read:
VRS7
VRS6
VRS5
VRS4
VRS3
VRS2
VRS1
VRS0
Write:
Reset:
010
00
00
0
Figure 8-8. PLL VCO Range Select Register (PMRS)
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com