| Electronic Components Datasheet Search |
|
5238-DS03-405-R Datasheet(PDF) 48 Page - Broadcom Corporation. |
|
|
|||||||||||||||||||||||||||||
5238-DS03-405-R Datasheet(HTML) 48 Page - Broadcom Corporation. |
|
48 / 76 page ![]() BCM5238 Advance Data Sheet 1/31/03 Broa d c om Co rp o r a t i o n Page 40 Auxiliary Control/Status Register Document 5238-DS03-405-R 100BASE-X DISCONNECT COUNTER SMII Fast RXD. Extended FIFO operation only. Bit 15 of the Disconnect Counter register indicates the FIFO state machine has detected fast receive data relative to the REF_CLK input. SMII Slow RXD. Extended FIFO operation only. Bit 14 of the Disconnect Counter register indicates the FIFO state machine has detected slow receive data relative to the REF_CLK input. AUXILIARY CONTROL/STATUS REGISTER Table 30: 100BASE-X Disconnect Counter (Address 20d, 14h) Bit Name R/W Description Default 15 SMII Fast RXD R/O 1 = In extended FIFO mode, detect fast receive data 0 = Normal 0 14 SMII Slow RXD R/O 0 = Normal 1 = In extended FIFO mode, detect slow receive data 0 13:8 Reserveda a. When writing to this register, preserve existing values of reserved bits by completing a Read/Modify Write. – – 000010 7:0 Reserveda –– 00h Note: R/W = Read/Write, RO = Read only, SC = Self Clear, LL = Latched Low, LH = Latched High, LL and LH Clear after read operation. Use default values of reserved bit(s) when writing to reserved bit(s). Table 31: Auxiliary Control/Status Register (Address 24d, 18h) Bit Name R/W Description DEFAULT 15 Jabber Disable R/W 1= Jabber function disabled in PHY 0 = Jabber function enabled in PHY 0 14 Link Disable R/W 1= Link integrity test disabled in PHY 0 = Link integrity test is enabled in PHY 0 13:8 Reserveda – – 000000 7:6 HSQ : LSQ R/W These two bits define the squelch mode of the 10BASE-T carrier sense mechanism: 00 = normal squelch 01 = low squelch 10 = high squelch 11 = not allowed 00 5:4 Edge Rate [1:0] R/W 00 = 1 nanoseconds 01 = 2 nanoseconds 10 = 3 nanoseconds 11 = 4 nanoseconds 11 3 Auto-Negotiation Indicator RO 1 = Auto-negotiation activated 0 = Speed forced manually 1 2 Force 100/10 Indication RO 1 = Speed forced to 100BASE-X 0 = Speed forced to 10BASE-T 1 1 Speed Indication RO 1 = 100BASE-X 0 = 10BASE-T 0 Note: R/W = Read/Write, RO = Read only, SC = Self Clear, LL = Latched Low, LH = Latched High, LL and LH Clear after read operation. Use default values of reserved bit(s) when writing to reserved bit(s). |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |