| Electronic Components Datasheet Search |
|
5238-DS03-405-R Datasheet(PDF) 61 Page - Broadcom Corporation. |
|
|
|||||||||||||||||||||||||||||
5238-DS03-405-R Datasheet(HTML) 61 Page - Broadcom Corporation. |
|
61 / 76 page ![]() Advance Data Sheet BCM5238 1/31/03 Broa d c om Co rp o r a t i o n Document 5238-DS03-405-R Auxiliary Status 2 Register (Shadow Register) Page 53 AUXILIARY MODE 4 (PHY 8 OF 8) REGISTER (SHADOW REGISTER) See “LED Display Output Modes” on page 18 for details of all available configuration. AUXILIARY STATUS 2 REGISTER (SHADOW REGISTER) MLT3 Detected. The BCM5238 returns a 1 in this bit whenever MLT3 signaling is detected. Cable Length 100X[2:0]. The BCM5238 provides the cable length for each port when a 100-TX link is established. Table 46: Auxiliary Mode 4 (PHY 8 of 8) Register (Shadow Register 26d, 1Ah) BIt Name R/W Description Default 15:6 Reserveda a. When writing to this register, preserve existing values of reserved bits by completing a Read/Modify Write. – – 00110 00000 5:3 Extended LED2 for PHY 8 of 8 Select[2:0] R/W Configuration bits for LED2 output for PHY 8 of 8 (see “LED Display Output Modes” on page 18 for details) 0 2:0 Extended LED1 for PHY 8 of 8 Select[2:0] R/W Configuration bits for LED1 output for PHY 8 of 8 (see “LED Display Output Modes” on page 18 for details) 0 Note: R/W = Read/Write, RO = Read only, SC = Self Clear, LL = Latched Low, LH = Latched High, LL and LH Clear after read operation. Use default values of reserved bit(s) when writing to reserved bit(s). MII shadow register bank 1 is accessed by setting MII register 1Fh bit 7 to a 1. Table 47: Auxiliary Status 2 Register (Shadow Register 27d, 1Bh) BIt Name R/W DESCRIPTION Default 15 MLT3 Detected R/O 1 = MLT3 detected 0h 14:12 Cable Length 100X[2:0] R/O The BCM5238 shows the cable length in 20-meter increments as shown in Table 48. 000 11:6 ADC Peak Amplitude[5:0] R/O A to D peak amplitude seen 00h 5 APD Enable R/W 0 = Normal mode 1 = Enable auto power-down mode 0 4 APD Sleep Timer R/W 0 = 2.5-second sleep before wake up 1= 5.0-second sleep before wake up 0 3:0 APD Wake-Up Timer[3:0] R/W Duration of wake up 0001 Note: R/W = Read/Write, RO = Read only, SC = Self Clear, LL = Latched Low, LH = Latched High, LL and LH Clear after read operation. Use default values of reserved bit(s) when writing to reserved bit(s). MII shadow register bank 1 is accessed by setting MII register 1Fh bit 7 to a 1. Table 48: 100-TX Port Cable Length Cable Length 100X[2:0] Cable Length in Meters 000 < 20 001 20 to < 40 010 40 to < 60 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |