Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

ATTINY817-MFR. Datasheet(PDF) 35 Page - Microchip Technology

Part # ATTINY817-MFR.
Description  AVR짰 Microcontroller with Core Independent Peripherals and picoPower짰 Technology
PDF  492 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

ATTINY817-MFR. Datasheet(HTML) 35 Page - Microchip Technology

Back Button ATTINY817-MFR. Datasheet HTML 31Page - Microchip Technology ATTINY817-MFR. Datasheet HTML 32Page - Microchip Technology ATTINY817-MFR. Datasheet HTML 33Page - Microchip Technology ATTINY817-MFR. Datasheet HTML 34Page - Microchip Technology ATTINY817-MFR. Datasheet HTML 35Page - Microchip Technology ATTINY817-MFR. Datasheet HTML 36Page - Microchip Technology ATTINY817-MFR. Datasheet HTML 37Page - Microchip Technology ATTINY817-MFR. Datasheet HTML 38Page - Microchip Technology ATTINY817-MFR. Datasheet HTML 39Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 492 page
background image
8.
AVR CPU
8.1
Features
•
8-bit, high-performance AVR RISC CPU
–
135 instructions
–
Hardware multiplier
•
32 8-bit registers directly connected to the ALU
•
Stack in RAM
•
Stack pointer accessible in I/O memory space
•
Direct addressing of up to 64KB of unified memory
–
Entire Flash accessible with all LD/ST instructions
•
True 16-bit access to 16-bit I/O registers
•
Efficient support for 8-, 16-, and 32-bit arithmetic
•
Configuration Change Protection for system-critical features
8.2
Overview
All AVR devices use the 8-bit AVR CPU. The CPU is able to access memories, perform calculations,
control peripherals, and execute instructions in the program memory. Interrupt handling is described in a
separate section.
Related Links
Memories
NVMCTRL - Non Volatile Memory Controller
CPUINT - CPU Interrupt Controller
8.3
Architecture
In order to maximize performance and parallelism, the AVR CPU uses a Harvard architecture with
separate buses for program and data. Instructions in the program memory are executed with single-level
pipelining. While one instruction is being executed, the next instruction is pre-fetched from the program
memory. This enables instructions to be executed on every clock cycle.
ATtiny417/817
© 2017 Microchip Technology Inc.
Datasheet Complete
DS40001901B-page 35



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com