Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ATTINY817-MFR. Datasheet(PDF) 91 Page - Microchip Technology

Part # ATTINY817-MFR.
Description  AVR짰 Microcontroller with Core Independent Peripherals and picoPower짰 Technology
PDF  492 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

ATTINY817-MFR. Datasheet(HTML) 91 Page - Microchip Technology

Back Button ATTINY817-MFR. Datasheet HTML 87Page - Microchip Technology ATTINY817-MFR. Datasheet HTML 88Page - Microchip Technology ATTINY817-MFR. Datasheet HTML 89Page - Microchip Technology ATTINY817-MFR. Datasheet HTML 90Page - Microchip Technology ATTINY817-MFR. Datasheet HTML 91Page - Microchip Technology ATTINY817-MFR. Datasheet HTML 92Page - Microchip Technology ATTINY817-MFR. Datasheet HTML 93Page - Microchip Technology ATTINY817-MFR. Datasheet HTML 94Page - Microchip Technology ATTINY817-MFR. Datasheet HTML 95Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 91 / 492 page
background image
Name: 
STATUS
Offset:  0x01
Reset: 
0x00
Property:
 
-
Bit
7
6
5
4
3
2
1
0
NMIEX
LVL1EX
LVL0EX
Access
R
R
R
Reset
0
0
0
Bit 7 – NMIEX: Non-Maskable Interrupt Executing
This flag is set if a non-maskable interrupt is executing. The flag is cleared when returning (RETI) from
the interrupt handler.
Bit 1 – LVL1EX: Level 1 Interrupt Executing
This flag is set when a priority level 1 interrupt is executing, or when the interrupt handler has been
interrupted by an NMI. The flag is cleared when returning (RETI) from the interrupt handler.
Bit 0 – LVL0EX: Level 0 Interrupt Executing
This flag is set when a priority level 0 interrupt is executing, or when the interrupt handler has been
interrupted by a priority level 1 interrupt or an NMI. The flag is cleared when returning (RETI) from the
interrupt handler.
13.5.3
Interrupt Priority Level 0
Name: 
LVL0PRI
Offset:  0x02
Reset: 
0x00
Property:
 
-
Bit
7
6
5
4
3
2
1
0
LVL0PRI[7:0]
Access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Reset
0
0
0
0
0
0
0
0
Bits 7:0 – LVL0PRI[7:0]: Interrupt Priority Level 0
When Round Robin is enabled (LVL0RR bit in CPUINT.CTRLA is '1'), this bit field stores the vector of the
last acknowledged priority level 0 (LVL0) interrupt. The stored vector will have the lowest priority next time
one or more LVL0 interrupts are pending.
If Round Robin is disabled (LVL0RR in CPUINT.CTRLA is '0'), the vector address based priority scheme
(lowest address has highest priority) is governing the priorities of LVL0 interrupt requests.
If a system Reset is asserted, the lowest interrupt vector address will have highest priority within the
LVL0.
13.5.4
Interrupt Vector with Priority Level 1
ATtiny417/817
© 2017 Microchip Technology Inc.
Datasheet Complete
DS40001901B-page 91



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com