LE58QL022BVC datasheet(21/61 Pages) ZARLINK

21 / 61 page

Le58QL022

Data Sheet

Zarlink Semiconductor Inc.

Master Clock

(See Figure 15 for the Master Clock timing diagram.)

Auxiliary Output Clocks

Notes:

If CFAIL = 1 (Command 55h), GX, GR, Z, B1, X, R, and B2 coefficients must not be written or read without first deactivating all channels or

switching them to default coefficients; otherwise, a chip select off time of 25 µs is required.

The first data bit is enabled on the falling edge of CS or on the falling edge of DCLK, whichever occurs last.

The PCM clock frequency must be an integer multiple of the frame sync frequency. The maximum allowable PCM clock frequency is 8.192

MHz. The actual PCM clock rate is dependent on the number of channels allocated within a frame. The minimum clock frequency is 128

kHz in Companded state and 256 kHz in Linear state, PCM Signaling state, or double PCLK state. The minimum PCM clock rates should

be doubled for parts with only one PCM highway in order to allow simultaneous access to all four channels.

TSC is delayed from FS by a typical value of N • tPCY, where N is the value stored in the time/clock-slot register.

tTSO is defined as the time at which the output achieves the Open Circuit state.

PCLK and MCLK are required to be integer multiples of the frame sync (FS) frequency. Frame sync is expected to be an accurate 8 kHz

pulse train. If PCLK or MCLK has jitter, care must be taken to ensure that all setup, hold, and pulse width requirements are met.

Phase jumps of 81 nS will be present when the master clock frequency is a multiple of 1.544 MHz.

No.

Symbol

Parameter

Min

Typ

Max

Unit

Notes

JMCY

Master clock jitter

tMCR

Rise time of clock

tMCF

Fall time of clock

tMCH

MCLK HIGH pulse width

tMCL

MCLK LOW pulse width

No.

Symbol

Parameter

Min

Typ

Max

Unit

Notes

fCHP

Chopper clock frequencyCHP = 0

CHP = 1

256

292.57

kHz

42A

DCCHP

Chopper click duty cycle

fE1

E1 output frequency (CMODE = EE1 = 1)

4.923

kHz

tE1

E1 pulse width (CMODE = EE1 = 1)

31.25

µs

LE58QL022BVC Datasheet(PDF) 21 Page - Zarlink Semiconductor Inc

LE58QL022BVC Datasheet(HTML) 21 Page - Zarlink Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

Datasheet Download

Link URL