Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

R7FA2L1AB2DFM Datasheet(PDF) 39 Page - Renesas Technology Corp

Part # R7FA2L1AB2DFM
Description  Renesas Microcontrollers
PDF  114 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R7FA2L1AB2DFM Datasheet(HTML) 39 Page - Renesas Technology Corp

Back Button R7FA2L1AB2DFM Datasheet HTML 35Page - Renesas Technology Corp R7FA2L1AB2DFM Datasheet HTML 36Page - Renesas Technology Corp R7FA2L1AB2DFM Datasheet HTML 37Page - Renesas Technology Corp R7FA2L1AB2DFM Datasheet HTML 38Page - Renesas Technology Corp R7FA2L1AB2DFM Datasheet HTML 39Page - Renesas Technology Corp R7FA2L1AB2DFM Datasheet HTML 40Page - Renesas Technology Corp R7FA2L1AB2DFM Datasheet HTML 41Page - Renesas Technology Corp R7FA2L1AB2DFM Datasheet HTML 42Page - Renesas Technology Corp R7FA2L1AB2DFM Datasheet HTML 43Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 114 page
background image
Table 2.25
Timing of recovery from low power modes (3)
Parameter
Symbol
Min
Typ
Max
Unit
Test conditions
Recovery
time from
Software
Standby
mode*1
Low-speed
mode
Crystal
resonator
connected to
main clock
oscillator
System clock
source is main
clock oscillator (2
MHz)*2
tSBYMC
—
2
3
ms
Figure 2.10
External clock
input to main
clock
oscillator
System clock
source is main
clock oscillator (2
MHz)*3
tSBYEX
—
14.5
16
µs
System clock source is MOCO (8
MHz)
tSBYMO
—
12
15
µs
Note 1. The division ratio of ICLK and PCLKx is the minimum division ratio within the allowable frequency range. The recovery time is
determined by the system clock source.
Note 2. The Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x05.
Note 3. The Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x00.
Table 2.26
Timing of recovery from low power modes (4)
Parameter
Symbol
Min
Typ
Max
Unit
Test conditions
Recovery time
from Software
Standby mode*1
Subosc-speed mode
System clock source
is sub-clock oscillator
(32.768 kHz)
tSBYSC
—
0.85
1
ms
Figure 2.10
System clock source is
LOCO (32.768 kHz)
tSBYLO
—
0.85
1.2
ms
Note 1. The sub-clock oscillator or LOCO itself continues oscillating in Software Standby mode during Subosc-speed mode.
Oscillator
ICLK
IRQ
Software Standby mode
tSBYSC, tSBYLO
Oscillator
ICLK
IRQ
Software Standby mode
tSBYMC, tSBYEX,
tSBYMO, tSBYHO
Figure 2.10
Software Standby mode cancellation timing
RA2L1 Datasheet
2. Electrical Characteristics
R01DS0385EJ0160 Rev.1.60
Oct 14, 2025
Page 39 of 114



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com