Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

R7FA2L1AB2DFM Datasheet(PDF) 41 Page - Renesas Technology Corp

Part # R7FA2L1AB2DFM
Description  Renesas Microcontrollers
PDF  114 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R7FA2L1AB2DFM Datasheet(HTML) 41 Page - Renesas Technology Corp

Back Button R7FA2L1AB2DFM Datasheet HTML 37Page - Renesas Technology Corp R7FA2L1AB2DFM Datasheet HTML 38Page - Renesas Technology Corp R7FA2L1AB2DFM Datasheet HTML 39Page - Renesas Technology Corp R7FA2L1AB2DFM Datasheet HTML 40Page - Renesas Technology Corp R7FA2L1AB2DFM Datasheet HTML 41Page - Renesas Technology Corp R7FA2L1AB2DFM Datasheet HTML 42Page - Renesas Technology Corp R7FA2L1AB2DFM Datasheet HTML 43Page - Renesas Technology Corp R7FA2L1AB2DFM Datasheet HTML 44Page - Renesas Technology Corp R7FA2L1AB2DFM Datasheet HTML 45Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 114 page
background image
Note 2. tNMICK indicates the cycle of the NMI digital filter sampling clock.
Note 3. tIRQCK indicates the cycle of the IRQi digital filter sampling clock (i = 0 to 7).
tNMIW
NMI
Figure 2.12
NMI interrupt input timing
tIRQW
IRQ
Figure 2.13
IRQ interrupt input timing
2.3.6
I/O Ports, POEG, GPT, AGT, KINT, and ADC12 Trigger Timing
Table 2.29
I/O Ports, POEG, GPT, AGT, KINT, and ADC12 trigger timing
Parameter
Symbol
Min
Max
Unit
Test
conditions
I/O Ports
Input data pulse width
2.7 V ≤ VCC ≤ 5.5 V
tPRW
2
—
tPcyc
Figure 2.14
2.4 V ≤ VCC < 2.7 V
3
1.6 V ≤ VCC < 2.4 V
4
POEG
POEG input trigger pulse width
tPOEW
3
—
tPcyc
Figure 2.15
GPT
Input capture pulse width
Single edge
tGTICW
1.5
—
tPDcyc
Figure 2.16
Dual edge
2.5
—
AGT
AGTIO, AGTEE input cycle
1.8 V ≤ VCC ≤ 5.5 V
tACYC*1
250
—
ns
Figure 2.17
1.6 V ≤ VCC < 1.8 V
2000
—
ns
AGTIO, AGTEE input high-level
width, low-level width
1.8 V ≤ VCC ≤ 5.5 V
tACKWH,
tACKWL
100
—
ns
1.6 V ≤ VCC < 1.8 V
800
—
ns
AGTIO, AGTO, AGTOA,
AGTOB output cycle
2.7 V ≤ VCC ≤ 5.5 V
tACYC2
62.5
—
ns
Figure 2.17
2.4 V ≤ VCC < 2.7 V
125
—
ns
1.8 V ≤ VCC < 2.4 V
250
—
ns
1.6 V ≤ VCC < 1.8 V
500
—
ns
ADC12
12-bit A/D converter trigger input pulse width
tTRGW
1.5
—
tPcyc
Figure 2.18
KINT
KRn (n = 00 to 07) pulse width
tKR
250
—
ns
Figure 2.19
Note 1. Constraints on AGTIO input: tPcyc × 2 (tPcyc: PCLKB cycle) < tACYC.
RA2L1 Datasheet
2. Electrical Characteristics
R01DS0385EJ0160 Rev.1.60
Oct 14, 2025
Page 41 of 114



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com