| Electronic Components Datasheet Search |
|
7643 Datasheet(PDF) 289 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7643 Datasheet(HTML) 289 Page - Renesas Technology Corp |
|
289 / 424 page ![]() Rev.2.00 Aug 28, 2006 page 168 of 202 7643 Group REJ09B0133-0200 APPLICATION 2.7 PLL 2.7.2 Related registers Fig. 2.7.2 Structure of CPU mode register A CPU mode register A b7 b6 b5 b4 b3 b2 b1 b0 CPU mode register A (CPMA : address 0016) b 0 1 1 2 4 Name Functions At reset R W 1 1 0 0 Stack page select bit Sub-clock (XCIN-XCOUT) stop bit Main clock (XIN-XOUT) stop bit b1b0 0 0 : Single-chip mode 0 1 : Memory expansion mode 1 0 : Microprocessor mode (Note 1) 1 1 : Not available 0 : Page 0 1 : Page 1 0 : Stopped 1 : Oscillating 5 0 Internal system clock select bit (Note 2) 0 : External clock (XIN-XOUT or XCIN-XCOUT) 1 : fsyn 6 7 0 External clock select bit 0 : XIN-XOUT 1 : XCIN-XCOUT Processor mode bits 3 0 0 Nothing is arranged for this bit. Fix this bit to “1”. 0 : Oscillating 1 : Stopped Notes 1: This is not available in the flash memory version. 2: When (CPMA 7, 6) = (0, 0), the internal system clock can be selected between f(XIN) and f(XIN)/2 by CCR7. The internal clock φ is the internal system clock divided by 2. Frequency synthesizer control register b7 b6 b5 b4 b3 b2 b1 b0 Frequency synthesizer control register (FSC : address 6C16) b 0 0 0 0 1 2 Name 0 Functions At reset R W 0 0 0 1 1 Frequency synthesizer input bit (FIN) LPF current control bit (CHG1, CHG0) (Note) 0 : Disabled 1 : Enabled 0 : f(XIN) 1 : f(XCIN) 5 6 7 0 Frequency synthesizer lock status bit 0 : Unlocked 1 : Locked 0 Frequency synthesizer enable bit (FSE) Nothing is arranged for this bit. Fix this bit to “0”. Nothing is arranged for these bits. Fix these bits to “0”. 3 4 b1b0 0 0 : Not available 0 1 : Low current 1 0 : Intermediate current (recommended) 1 1 : High current Note: Bits 6 and 5 are set to (bit 6, bit 5) = (1, 1) at reset. When using the frequency synthesizer, we recommend to set to (bit 6, bit 5) = (1, 0) after locking the frequency synthesizer. Fig. 2.7.3 Structure of Frequency synthesizer control register |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |