 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
MYX29GL01GS11DPIV2 Datasheet(PDF) 62 Page - Micross Components |
|
|
|||||||||||||||||||||||||||||
MYX29GL01GS11DPIV2 Datasheet(HTML) 62 Page - Micross Components |
|
|
62 / 68 page  MYX29GL01GS11DPIV2 Revision 1.0 - 01/26/2015 *Advanced information. Subject to change without notice. 62 1Gb GL-S MirrorBit® Eclipse™ Flash Memory MYX29GL01GS11DPIV2* Form #: CSI-D-685 Document 001 Figure 19: Program Operation Timing Diagram October 9, 2013 S29GL_128S_01GS_00_08 GL-S MirrorBit® Family 87 Data She e t Figure 10.14 Program Operation Timing Diagram Note: 1. PA = program address, PD = program data, DOUT is the true data at the program address. Figure 10.15 Chip/Sector Erase Operation Timing Diagram Note: 1. SA = sector address (for sector erase), VA = valid address for reading status data. OE# WE# CE# Data Addresses tDS tAH tDH tWP PD tWHWH1 tWC tAS tWPH 555h PA PA Read Status Data (last two cycles) A0h tCS Status DOUT Program Command Sequence (last two cycles) RY/BY# tRB tBUSY tCH PA OE# CE# Addresses WE# Data 2AAh SA tAH tWP tWC tAS tWPH 555h for chip erase 10 for Chip Erase tDS tCS tDH tCH tWHWH2 VA VA Erase Command Sequence (last two cycles) Read Status Data (last two cycles) RY/BY# tRB tBUSY 30h In Progress Complete 55h Note:1.PA=programaddress,PD=programdata,DOUTisthetruedataattheprogramaddress. Figure 20: Chip/Sector Erase Operation Timing Diagram October 9, 2013 S29GL_128S_01GS_00_08 GL-S MirrorBit® Family 87 Data She e t Figure 10.14 Program Operation Timing Diagram Note: 1. PA = program address, PD = program data, DOUT is the true data at the program address. Figure 10.15 Chip/Sector Erase Operation Timing Diagram Note: 1. SA = sector address (for sector erase), VA = valid address for reading status data. OE# WE# CE# Data Addresses tDS tAH tDH tWP PD tWHWH1 tWC tAS tWPH 555h PA PA Read Status Data (last two cycles) A0h tCS Status DOUT Program Command Sequence (last two cycles) RY/BY# tRB tBUSY tCH PA OE# CE# Addresses WE# Data 2AAh SA tAH tWP tWC tAS tWPH 555h for chip erase 10 for Chip Erase tDS tCS tDH tCH tWHWH2 VA VA Erase Command Sequence (last two cycles) Read Status Data (last two cycles) RY/BY# tRB tBUSY 30h In Progress Complete 55h Note:1.SA=sectoraddress(forsectorerase),VA=validaddressforreadingstatusdata. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
