Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MIMXRT8024DVL4A Datasheet(PDF) 48 Page - NXP Semiconductors

Part # MIMXRT8024DVL4A
Description  i.MX RT1060X Crossover Processors for Extended Products
PDF  103 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

MIMXRT8024DVL4A Datasheet(HTML) 48 Page - NXP Semiconductors

Back Button MIMXRT8024DVL4A Datasheet HTML 44Page - NXP Semiconductors MIMXRT8024DVL4A Datasheet HTML 45Page - NXP Semiconductors MIMXRT8024DVL4A Datasheet HTML 46Page - NXP Semiconductors MIMXRT8024DVL4A Datasheet HTML 47Page - NXP Semiconductors MIMXRT8024DVL4A Datasheet HTML 48Page - NXP Semiconductors MIMXRT8024DVL4A Datasheet HTML 49Page - NXP Semiconductors MIMXRT8024DVL4A Datasheet HTML 50Page - NXP Semiconductors MIMXRT8024DVL4A Datasheet HTML 51Page - NXP Semiconductors MIMXRT8024DVL4A Datasheet HTML 52Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 103 page
background image
4.5.2.1.3 DDR mode with FlexSPIn_MCR0[RXCLKSRC] = 0x0, 0x1
Table 41. FlexSPI input timing in DDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x0
Symbol
Parameter
Min
Max
Unit
Frequency of operation
—
30
MHz
TIS
Setup time for incoming data
8.67
—
ns
TIH
Hold time for incoming data
0
—
ns
Table 42. FlexSPI input timing in DDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x1
Symbol
Parameter
Min
Max
Unit
Frequency of operation
—
66
MHz
TIS
Setup time for incoming data
2
—
ns
TIH
Hold time for incoming data
1
—
ns
TIS
TIH
TIS
TIH
SCLK
SIO[0:7]
Internal Sample Clock
Figure 22. FlexSPI input timing in DDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x0, 0x1
4.5.2.1.4 DDR mode with FlexSPIn_MCR0[RXCLKSRC] = 0x3
There are two cases when the memory provides both read data and the read strobe in DDR mode:
• B1—Memory generates both read data and read strobe on SCK edge
• B2—Memory generates read data on SCK edge and generates read strobe on SCK2 edge
RT1060X supports two FlexSPI controllers. When FlexSPI2 is accessed through GPIO_SPI_B0/1_XX, the clock
supports up to 133 MHz (both for DDR and SDR mode).
NOTE
Table 43. FlexSPI input timing in DDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (case B1)
Symbol
Parameter
Min
Max
Unit
Frequency of operation
—
166
MHz
TSCKD
Time from SCK to data valid
—
—
ns
TSCKDQS
Time from SCK to DQS
—
—
ns
TSCKD - TSCKDQS
Time delta between TSCKD and TSCKDQS
-1
1
ns
NXP Semiconductors
Electrical Characteristics
i.MX RT1060X Crossover Processors for Extended Products , Rev. 1, 06/2022
Data Sheet: Technical Data
48 / 103



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com