| Electronic Components Datasheet Search |
|
MIMXRT8024DVL4A Datasheet(PDF) 51 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
MIMXRT8024DVL4A Datasheet(HTML) 51 Page - NXP Semiconductors |
|
51 / 103 page ![]() T CSS T CK TDVO TDHO TDVO TDHO TCSH SCK CS SIO[0:7] Figure 26. FlexSPI output timing in DDR mode 4.6 Display and graphics The following sections provide information on display and graphic interfaces. 4.6.1 CMOS Sensor Interface (CSI) timing parameters The following sections describe the CSI timing in gated and ungated clock modes. 4.6.1.1 Gated clock mode timing Figure 27 and Figure 28 shows the gated clock mode timings for CSI, and Table 47 describes the timing parameters (P1–P7) shown in the figures. A frame starts with a rising/falling edge on CSI_VSYNC (VSYNC), then CSI_HSYNC (HSYNC) is asserted and holds for the entire line. The pixel clock, CSI_PIXCLK (PIXCLK), is valid as long as HSYNC is asserted. CSI_PIXCLK CSI_VSYNC CSI_DATA[23:00] P5 P1 P3 P4 CSI_HSYNC P2 P6 P7 Figure 27. CSI Gated clock mode—sensor data at falling edge, latch data at rising edge NXP Semiconductors Electrical Characteristics i.MX RT1060X Crossover Processors for Extended Products , Rev. 1, 06/2022 Data Sheet: Technical Data 51 / 103 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |