Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MIMXRT8024DVL4A Datasheet(PDF) 75 Page - NXP Semiconductors

Part # MIMXRT8024DVL4A
Description  i.MX RT1060X Crossover Processors for Extended Products
PDF  103 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

MIMXRT8024DVL4A Datasheet(HTML) 75 Page - NXP Semiconductors

Back Button MIMXRT8024DVL4A Datasheet HTML 71Page - NXP Semiconductors MIMXRT8024DVL4A Datasheet HTML 72Page - NXP Semiconductors MIMXRT8024DVL4A Datasheet HTML 73Page - NXP Semiconductors MIMXRT8024DVL4A Datasheet HTML 74Page - NXP Semiconductors MIMXRT8024DVL4A Datasheet HTML 75Page - NXP Semiconductors MIMXRT8024DVL4A Datasheet HTML 76Page - NXP Semiconductors MIMXRT8024DVL4A Datasheet HTML 77Page - NXP Semiconductors MIMXRT8024DVL4A Datasheet HTML 78Page - NXP Semiconductors MIMXRT8024DVL4A Datasheet HTML 79Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 103 page
background image
4.9.4.1.4 MII serial management channel timing (ENET_MDIO and ENET_MDC)
The MDC frequency is designed to be equal to or less than 2.5 MHz to be compatible with the IEEE 802.3 MII specification.
However the ENET can function correctly with a maximum MDC frequency of 15 MHz.
Figure 50 shows MII asynchronous input timings. Table 67 describes the timing parameters (M10–M15) shown in the figure.
ENET_MDC (output)
ENET_MDIO (output)
M14
M15
M10
M11
M12
M13
ENET_MDIO (input)
Figure 50. MII serial management channel timing diagram
Table 67. MII serial management channel timing
ID
Characteristic
Min.
Max.
Unit
M10
ENET_MDC falling edge to ENET_MDIO output invalid (min.
propagation delay)
0
—
ns
M11
ENET_MDC falling edge to ENET_MDIO output valid (max.
propagation delay)
—
5
ns
M12
ENET_MDIO (input) to ENET_MDC rising edge setup
18
—
ns
M13
ENET_MDIO (input) to ENET_MDC rising edge hold
0
—
ns
M14
ENET_MDC pulse width high
40%
60%
ENET_MDC period
M15
ENET_MDC pulse width low
40%
60%
ENET_MDC period
4.9.4.2 RMII mode timing
In RMII mode, ENET_CLK is used as the REF_CLK, which is a 50 MHz ± 50 ppm continuous reference clock. ENET_RX_EN
is used as the ENET_RX_EN in RMII. Other signals under RMII mode include ENET_TX_EN, ENET_TX_DATA[1:0],
ENET_RX_DATA[1:0] and ENET_RX_ER.
Figure 51 shows RMII mode timings. Table 68 describes the timing parameters (M16–M21) shown in the figure.
NXP Semiconductors
Electrical Characteristics
i.MX RT1060X Crossover Processors for Extended Products , Rev. 1, 06/2022
Data Sheet: Technical Data
75 / 103



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com