S32K311NHT0MPAST datasheet(2/143 Pages) NXP

2 / 143 page

• Power management

— Low-power Arm Cortex-M7 core with excellent

energy efficiency, balanced with performance

— Power Management Controller (PMC) with

simplified mode management (RUN and

STANDBY)

— Supports peripheral specific clock gating. Only

specific peripherals remain working in low power

modes.

• Communications interfaces

— Up to 16 serial communication interface (LPUART)

modules, with LIN, UART and DMA support

— Up to six Low Power Serial Peripheral Interface

(LPSPI) modules with DMA support

— Up to two Low Power Inter-Integrated Circuit

(LPI2C) modules with DMA support

— Up to eight FlexCAN modules (with optional CAN-

FD support)

— FlexIO module for flexible and high performance

serial interfaces

— Up to two Ethernet modules

— Up to two Synchronous Audio Interface (SAI)

modules

• Reliability, safety and security

— Hardware Security Engine (HSE_B) - Supports AES

accelerator(for K388 only)

— Up to two Internal Software Watchdog Timers

(SWT)

— Error-Correcting Code (ECC) on all memories

— Error Detection Code (EDC) on data path

— Cyclic Redundancy Check (CRC) module

— 120-bit Unique Identification (ID) number

— Extended Cross domain Domain Controller

(XRDC), providing protection for master core

access rights

— Virtualization Wrapper (VIRT_WRAPPER),

providing I/O protection

• Debug functionality

— Serial Wire JTAG debug Port (SWJ-DP), with 2 pin

Serial Wire Debug (SWD) for external debugger

— Debug Watchpoint and Trace (DWT), with four

configurable comparators as hardware watchpoints

— Serial Wire Output (SWO)-synchronous trace data

support

— Instrumentation Trace Macrocell (ITM) with

software and hardware trace, plus time stamping

— CoreSight AHB Trace Macrocell (HTM)

— Flash Patch and Breakpoints (FPB) with ability to

patch code and data from code space to system

space

— Serial Wire Viewer (SWV): A trace capability

providing displays of reads, writes, exceptions, PC

Samples and print

— Full data trace for up to 16 output wide

— Embedded Cross Trigger (ECT) is used for

multicore run-control and trace cross triggering,

using CoreSight Cross Trigger Interface (CTI)

• Timing and control

— Up to three enhanced modular I/O system (eMIOS),

offering up to 72 timer channels (IC/OC/PWM)

— Up to two System Timer Modules (STM)

— Up to two Logic Control Units (LCU)

— Full cross triggering support for ADC / timer (BCTU)

— One Trigger MUX Control (TRGMUX) module

— Up to three Periodic Interrupt Timer (PIT) modules

— 32-bit Real Time Counter (RTC) with autonomous

periodic interrupt (API) function

NXP Semiconductors

S32K3xx Data Sheet, Rev. 9.1, 03/2024

Data Sheet: Technical Data

Preliminary Information for S32K388

2 / 143

S32K311NHT0MPAST Datasheet(PDF) 2 Page - NXP Semiconductors

S32K311NHT0MPAST Datasheet(HTML) 2 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL