Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

S32K311NHT0MPAST Datasheet(PDF) 76 Page - NXP Semiconductors

Part # S32K311NHT0MPAST
Description  Automotive General Purpose MCUs
PDF  143 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

S32K311NHT0MPAST Datasheet(HTML) 76 Page - NXP Semiconductors

Back Button S32K311NHT0MPAST Datasheet HTML 72Page - NXP Semiconductors S32K311NHT0MPAST Datasheet HTML 73Page - NXP Semiconductors S32K311NHT0MPAST Datasheet HTML 74Page - NXP Semiconductors S32K311NHT0MPAST Datasheet HTML 75Page - NXP Semiconductors S32K311NHT0MPAST Datasheet HTML 76Page - NXP Semiconductors S32K311NHT0MPAST Datasheet HTML 77Page - NXP Semiconductors S32K311NHT0MPAST Datasheet HTML 78Page - NXP Semiconductors S32K311NHT0MPAST Datasheet HTML 79Page - NXP Semiconductors S32K311NHT0MPAST Datasheet HTML 80Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 76 / 143 page
background image
Table 32. Flash memory AC timing specifications (continued)
Symbol
Characteristic
Min
Typical
Max
Units
taistart
Time from 0 to 1 transition of UT0[AIE] initiating a
Margin Read or Array Integrity until the UT0[AID]
bit is cleared. This time also applies to the
resuming from a suspend or breakpoint by
clearing UT0[AISUS] or clearing UT0[NAIBP]
5
ns
taistop
Time from 1 to 0 transition of UT0[AIE] initiating
an Array Integrity abort until the UT0[AID] bit is
set. This time also applies to the UT0[AISUS] to
UT0[AID] setting in the event of a Array Integrity
suspend request.
50
system clock
periods
ns
tmrstop
Time from 1 to 0 transition of UT0[AIE] initiating
a Margin Read abort until the UT0[AID] bit is
set. This time also applies to the UT0[AISUS] to
UT0[AID] setting in the event of a Margin Read
suspend request.
26
plus fifteen
system clock
periods
µs
1. For Block Erase, Tdones times may be 3x max spec.
2. In extreme cases (1 block configurations) Tdrcv min may be faster (12uS plus seven system clocks)
9.5 Flash memory read timing parameters
Table 33. Flash Read Wait State Settings (S32K344, S32K324, S32K314, S32K342, S32K322, S32K341, S32K312,
S32K311 and S32K310)
Flash Frequency
RWSC setting
250 KHz < Freq ≤ 66 MHz
1
66 MHz < Freq ≤ 100 MHz
2
100 MHz < Freq ≤ 133 MHz
3
133 MHz < Freq ≤ 167 MHz
4
167 MHz < Freq ≤ 200 MHz
5
200 MHz < Freq ≤ 233 MHz
6
233 MHz < Freq ≤ 250 MHz
7
Table 34. Flash Read Wait State Settings (S32K358, S32K348, S32K338, S32K328 and S32K388)
Flash Frequency
RWSC setting
250 KHz < Freq ≤ 60 MHz
1
60 MHz < Freq ≤ 90 MHz
2
90 MHz < Freq ≤ 120 MHz
3
Table continues on the next page...
NXP Semiconductors
Flash memory specification
S32K3xx Data Sheet, Rev. 9.1, 03/2024
Data Sheet: Technical Data
Preliminary Information for S32K388
76 / 143



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com